About the Execution of LoLA for DES-PT-50a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3374.136 | 551044.00 | 541235.00 | 1455.60 | T?FT???F??F?TF?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814476900474.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DES-PT-50a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814476900474
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 7.4K Feb 26 15:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 15:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 15:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 15:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.1K Feb 26 15:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 15:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 15:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 26 15:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 97K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-50a-CTLFireability-00
FORMULA_NAME DES-PT-50a-CTLFireability-01
FORMULA_NAME DES-PT-50a-CTLFireability-02
FORMULA_NAME DES-PT-50a-CTLFireability-03
FORMULA_NAME DES-PT-50a-CTLFireability-04
FORMULA_NAME DES-PT-50a-CTLFireability-05
FORMULA_NAME DES-PT-50a-CTLFireability-06
FORMULA_NAME DES-PT-50a-CTLFireability-07
FORMULA_NAME DES-PT-50a-CTLFireability-08
FORMULA_NAME DES-PT-50a-CTLFireability-09
FORMULA_NAME DES-PT-50a-CTLFireability-10
FORMULA_NAME DES-PT-50a-CTLFireability-11
FORMULA_NAME DES-PT-50a-CTLFireability-12
FORMULA_NAME DES-PT-50a-CTLFireability-13
FORMULA_NAME DES-PT-50a-CTLFireability-14
FORMULA_NAME DES-PT-50a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678289397846
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-50a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DES-PT-50a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DES-PT-50a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678289948890
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-50a-CTLFireability-01
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/179 3/32 DES-PT-50a-CTLFireability-01 580632 m, 116126 m/sec, 4670800 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/179 6/32 DES-PT-50a-CTLFireability-01 1102112 m, 104296 m/sec, 9433528 t fired, .
Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/179 8/32 DES-PT-50a-CTLFireability-01 1606311 m, 100839 m/sec, 14236601 t fired, .
Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/179 10/32 DES-PT-50a-CTLFireability-01 2100226 m, 98783 m/sec, 18993971 t fired, .
Time elapsed: 21 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/179 13/32 DES-PT-50a-CTLFireability-01 2611465 m, 102247 m/sec, 23835937 t fired, .
Time elapsed: 26 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/179 15/32 DES-PT-50a-CTLFireability-01 3147601 m, 107227 m/sec, 28710914 t fired, .
Time elapsed: 31 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/179 18/32 DES-PT-50a-CTLFireability-01 3694911 m, 109462 m/sec, 33476342 t fired, .
Time elapsed: 36 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/179 20/32 DES-PT-50a-CTLFireability-01 4178725 m, 96762 m/sec, 38122799 t fired, .
Time elapsed: 41 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/179 22/32 DES-PT-50a-CTLFireability-01 4711952 m, 106645 m/sec, 42753963 t fired, .
Time elapsed: 46 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/179 25/32 DES-PT-50a-CTLFireability-01 5223921 m, 102393 m/sec, 47524058 t fired, .
Time elapsed: 51 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/179 27/32 DES-PT-50a-CTLFireability-01 5695637 m, 94343 m/sec, 52211445 t fired, .
Time elapsed: 56 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/179 29/32 DES-PT-50a-CTLFireability-01 6151766 m, 91225 m/sec, 56908362 t fired, .
Time elapsed: 61 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/179 31/32 DES-PT-50a-CTLFireability-01 6565295 m, 82705 m/sec, 61536206 t fired, .
Time elapsed: 66 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DES-PT-50a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-50a-CTLFireability-10
lola: time limit : 185 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/185 7/32 DES-PT-50a-CTLFireability-10 1333679 m, 266735 m/sec, 4498333 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/185 12/32 DES-PT-50a-CTLFireability-10 2431910 m, 219646 m/sec, 8933901 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/185 18/32 DES-PT-50a-CTLFireability-10 3758935 m, 265405 m/sec, 13611574 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/185 24/32 DES-PT-50a-CTLFireability-10 5019974 m, 252207 m/sec, 18119958 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for DES-PT-50a-CTLFireability-10
lola: result : false
lola: markings : 5445176
lola: fired transitions : 20551432
lola: time used : 23.000000
lola: memory pages used : 26
lola: LAUNCH task # 44 (type EXCL) for 43 DES-PT-50a-CTLFireability-09
lola: time limit : 194 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 2/194 2/32 DES-PT-50a-CTLFireability-09 408431 m, 81686 m/sec, 2363539 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 7/194 5/32 DES-PT-50a-CTLFireability-09 1043288 m, 126971 m/sec, 7160564 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 12/194 8/32 DES-PT-50a-CTLFireability-09 1612891 m, 113920 m/sec, 11903303 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 17/194 11/32 DES-PT-50a-CTLFireability-09 2180993 m, 113620 m/sec, 16609333 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 22/194 13/32 DES-PT-50a-CTLFireability-09 2755907 m, 114982 m/sec, 21387010 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 27/194 16/32 DES-PT-50a-CTLFireability-09 3378109 m, 124440 m/sec, 26050108 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 32/194 19/32 DES-PT-50a-CTLFireability-09 3946317 m, 113641 m/sec, 30719526 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 37/194 21/32 DES-PT-50a-CTLFireability-09 4473580 m, 105452 m/sec, 35342254 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 42/194 24/32 DES-PT-50a-CTLFireability-09 4953208 m, 95925 m/sec, 39912551 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 47/194 26/32 DES-PT-50a-CTLFireability-09 5441747 m, 97707 m/sec, 44422485 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 52/194 28/32 DES-PT-50a-CTLFireability-09 5931627 m, 97976 m/sec, 48959313 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 57/194 31/32 DES-PT-50a-CTLFireability-09 6459521 m, 105578 m/sec, 53519694 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DES-PT-50a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 DES-PT-50a-CTLFireability-08
lola: time limit : 202 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/202 3/32 DES-PT-50a-CTLFireability-08 569256 m, 113851 m/sec, 4585630 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/202 5/32 DES-PT-50a-CTLFireability-08 1057133 m, 97575 m/sec, 9003437 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/202 8/32 DES-PT-50a-CTLFireability-08 1532021 m, 94977 m/sec, 13509278 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/202 10/32 DES-PT-50a-CTLFireability-08 1962927 m, 86181 m/sec, 17997468 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/202 12/32 DES-PT-50a-CTLFireability-08 2441588 m, 95732 m/sec, 22592751 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/202 14/32 DES-PT-50a-CTLFireability-08 2909070 m, 93496 m/sec, 27128903 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/202 17/32 DES-PT-50a-CTLFireability-08 3429514 m, 104088 m/sec, 31615386 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/202 19/32 DES-PT-50a-CTLFireability-08 3904939 m, 95085 m/sec, 36003941 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/202 21/32 DES-PT-50a-CTLFireability-08 4378416 m, 94695 m/sec, 40330008 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/202 23/32 DES-PT-50a-CTLFireability-08 4880915 m, 100499 m/sec, 44756979 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/202 25/32 DES-PT-50a-CTLFireability-08 5346685 m, 93154 m/sec, 49203284 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/202 28/32 DES-PT-50a-CTLFireability-08 5803249 m, 91312 m/sec, 53924575 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/202 30/32 DES-PT-50a-CTLFireability-08 6250985 m, 89547 m/sec, 58638396 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/202 32/32 DES-PT-50a-CTLFireability-08 6662785 m, 82360 m/sec, 63305270 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DES-PT-50a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DES-PT-50a-CTLFireability-07
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DES-PT-50a-CTLFireability-07
lola: result : false
lola: markings : 46
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DES-PT-50a-CTLFireability-06
lola: time limit : 224 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/224 4/32 DES-PT-50a-CTLFireability-06 704630 m, 140926 m/sec, 5071889 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/224 7/32 DES-PT-50a-CTLFireability-06 1313380 m, 121750 m/sec, 10026400 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/224 9/32 DES-PT-50a-CTLFireability-06 1873289 m, 111981 m/sec, 14998745 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/224 12/32 DES-PT-50a-CTLFireability-06 2486385 m, 122619 m/sec, 20110875 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/224 15/32 DES-PT-50a-CTLFireability-06 3098854 m, 122493 m/sec, 25193234 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/224 18/32 DES-PT-50a-CTLFireability-06 3720996 m, 124428 m/sec, 29991095 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/224 20/32 DES-PT-50a-CTLFireability-06 4274793 m, 110759 m/sec, 34657411 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/224 23/32 DES-PT-50a-CTLFireability-06 4878804 m, 120802 m/sec, 39375074 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/224 26/32 DES-PT-50a-CTLFireability-06 5435911 m, 111421 m/sec, 44139594 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/224 28/32 DES-PT-50a-CTLFireability-06 5950011 m, 102820 m/sec, 48878875 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/224 30/32 DES-PT-50a-CTLFireability-06 6417442 m, 93486 m/sec, 53559334 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DES-PT-50a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 DES-PT-50a-CTLFireability-05
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/236 4/32 DES-PT-50a-CTLFireability-05 671288 m, 134257 m/sec, 5049639 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/236 6/32 DES-PT-50a-CTLFireability-05 1242040 m, 114150 m/sec, 9994970 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/236 9/32 DES-PT-50a-CTLFireability-05 1756416 m, 102875 m/sec, 14903260 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/236 11/32 DES-PT-50a-CTLFireability-05 2278664 m, 104449 m/sec, 19738442 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/236 14/32 DES-PT-50a-CTLFireability-05 2825269 m, 109321 m/sec, 24749779 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/236 16/32 DES-PT-50a-CTLFireability-05 3399401 m, 114826 m/sec, 29603287 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/236 19/32 DES-PT-50a-CTLFireability-05 3927359 m, 105591 m/sec, 34476264 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/236 21/32 DES-PT-50a-CTLFireability-05 4420363 m, 98600 m/sec, 39282001 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/236 23/32 DES-PT-50a-CTLFireability-05 4866968 m, 89321 m/sec, 44013880 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/236 25/32 DES-PT-50a-CTLFireability-05 5334014 m, 93409 m/sec, 48727485 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/236 28/32 DES-PT-50a-CTLFireability-05 5784928 m, 90182 m/sec, 53493958 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/236 30/32 DES-PT-50a-CTLFireability-05 6266324 m, 96279 m/sec, 58226901 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DES-PT-50a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 5 0 0 5 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-50a-CTLFireability-03
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DES-PT-50a-CTLFireability-03
lola: result : true
lola: markings : 44
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 6 DES-PT-50a-CTLFireability-02
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DES-PT-50a-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 6 DES-PT-50a-CTLFireability-02
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for DES-PT-50a-CTLFireability-02
lola: result : false
lola: markings : 7097
lola: fired transitions : 15237
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 55 DES-PT-50a-CTLFireability-13
lola: time limit : 405 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DES-PT-50a-CTLFireability-13
lola: result : true
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 DES-PT-50a-CTLFireability-12
lola: time limit : 463 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DES-PT-50a-CTLFireability-12
lola: result : true
lola: markings : 45
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 DES-PT-50a-CTLFireability-14
lola: time limit : 540 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/540 3/32 DES-PT-50a-CTLFireability-14 580950 m, 116190 m/sec, 5057868 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/540 6/32 DES-PT-50a-CTLFireability-14 1086255 m, 101061 m/sec, 10110536 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 15/540 8/32 DES-PT-50a-CTLFireability-14 1570600 m, 96869 m/sec, 15119060 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 20/540 10/32 DES-PT-50a-CTLFireability-14 2068538 m, 99587 m/sec, 20080690 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 25/540 12/32 DES-PT-50a-CTLFireability-14 2529810 m, 92254 m/sec, 25014678 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 30/540 14/32 DES-PT-50a-CTLFireability-14 2959454 m, 85928 m/sec, 29896335 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 35/540 16/32 DES-PT-50a-CTLFireability-14 3396170 m, 87343 m/sec, 34700846 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 40/540 19/32 DES-PT-50a-CTLFireability-14 3909681 m, 102702 m/sec, 39649065 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 45/540 21/32 DES-PT-50a-CTLFireability-14 4382865 m, 94636 m/sec, 44532947 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 50/540 23/32 DES-PT-50a-CTLFireability-14 4838927 m, 91212 m/sec, 49392539 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 55/540 25/32 DES-PT-50a-CTLFireability-14 5316017 m, 95418 m/sec, 54342201 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 60/540 28/32 DES-PT-50a-CTLFireability-14 5816982 m, 100193 m/sec, 59220455 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 65/540 30/32 DES-PT-50a-CTLFireability-14 6300481 m, 96699 m/sec, 64093749 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 70/540 32/32 DES-PT-50a-CTLFireability-14 6740342 m, 87972 m/sec, 68938035 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for DES-PT-50a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-02: CONJ 0 1 0 0 7 0 0 2
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-50a-CTLFireability-00
lola: time limit : 633 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-50a-CTLFireability-00
lola: result : true
lola: markings : 60
lola: fired transitions : 148
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 DES-PT-50a-CTLFireability-02
lola: time limit : 792 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for DES-PT-50a-CTLFireability-02
lola: result : false
lola: markings : 45
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 DES-PT-50a-CTLFireability-15
lola: time limit : 1056 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DES-PT-50a-CTLFireability-15
lola: result : false
lola: markings : 45
lola: fired transitions : 89
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DES-PT-50a-CTLFireability-04
lola: time limit : 1584 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/1584 4/32 DES-PT-50a-CTLFireability-04 738347 m, 147669 m/sec, 4841434 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/1584 7/32 DES-PT-50a-CTLFireability-04 1349907 m, 122312 m/sec, 9626252 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/1584 9/32 DES-PT-50a-CTLFireability-04 1912874 m, 112593 m/sec, 14368308 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/1584 12/32 DES-PT-50a-CTLFireability-04 2465862 m, 110597 m/sec, 19070337 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/1584 15/32 DES-PT-50a-CTLFireability-04 3067394 m, 120306 m/sec, 23867277 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/1584 18/32 DES-PT-50a-CTLFireability-04 3698889 m, 126299 m/sec, 28572619 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/1584 20/32 DES-PT-50a-CTLFireability-04 4241867 m, 108595 m/sec, 33240636 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/1584 23/32 DES-PT-50a-CTLFireability-04 4740944 m, 99815 m/sec, 37856198 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/1584 25/32 DES-PT-50a-CTLFireability-04 5232325 m, 98276 m/sec, 42447175 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/1584 27/32 DES-PT-50a-CTLFireability-04 5714603 m, 96455 m/sec, 47024223 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/1584 30/32 DES-PT-50a-CTLFireability-04 6233514 m, 103782 m/sec, 51630885 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for DES-PT-50a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DES-PT-50a-CTLFireability-11
lola: time limit : 3109 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/3109 4/32 DES-PT-50a-CTLFireability-11 737317 m, 147463 m/sec, 4833385 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/3109 7/32 DES-PT-50a-CTLFireability-11 1346492 m, 121835 m/sec, 9598669 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/3109 9/32 DES-PT-50a-CTLFireability-11 1905911 m, 111883 m/sec, 14309520 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/3109 12/32 DES-PT-50a-CTLFireability-11 2453626 m, 109543 m/sec, 18971434 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/3109 15/32 DES-PT-50a-CTLFireability-11 3054567 m, 120188 m/sec, 23750652 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/3109 18/32 DES-PT-50a-CTLFireability-11 3679458 m, 124978 m/sec, 28412443 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/3109 20/32 DES-PT-50a-CTLFireability-11 4218843 m, 107877 m/sec, 33043892 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/3109 23/32 DES-PT-50a-CTLFireability-11 4717563 m, 99744 m/sec, 37625913 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 45/3109 25/32 DES-PT-50a-CTLFireability-11 5202231 m, 96933 m/sec, 42163768 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 50/3109 27/32 DES-PT-50a-CTLFireability-11 5678572 m, 95268 m/sec, 46680254 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 55/3109 30/32 DES-PT-50a-CTLFireability-11 6199562 m, 104198 m/sec, 51288580 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DES-PT-50a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-01: CTL unknown AGGR
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-04: CTL unknown AGGR
DES-PT-50a-CTLFireability-05: CTL unknown AGGR
DES-PT-50a-CTLFireability-06: CTL unknown AGGR
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-08: CTL unknown AGGR
DES-PT-50a-CTLFireability-09: CTL unknown AGGR
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-11: CTL unknown AGGR
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-14: CTL unknown AGGR
DES-PT-50a-CTLFireability-15: CTL false CTL model checker
Time elapsed: 551 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-50a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DES-PT-50a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814476900474"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-50a.tgz
mv DES-PT-50a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;