fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814476800378
Last Updated
May 14, 2023

About the Execution of LoLA for DES-PT-02a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2758.371 255357.00 246832.00 718.40 TF?FFF??F?F?TT?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814476800378.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DES-PT-02a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814476800378
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 6.9K Feb 26 15:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 15:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 26 15:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 15:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 15:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Feb 26 15:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 15:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 26 15:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 33K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-02a-CTLFireability-00
FORMULA_NAME DES-PT-02a-CTLFireability-01
FORMULA_NAME DES-PT-02a-CTLFireability-02
FORMULA_NAME DES-PT-02a-CTLFireability-03
FORMULA_NAME DES-PT-02a-CTLFireability-04
FORMULA_NAME DES-PT-02a-CTLFireability-05
FORMULA_NAME DES-PT-02a-CTLFireability-06
FORMULA_NAME DES-PT-02a-CTLFireability-07
FORMULA_NAME DES-PT-02a-CTLFireability-08
FORMULA_NAME DES-PT-02a-CTLFireability-09
FORMULA_NAME DES-PT-02a-CTLFireability-10
FORMULA_NAME DES-PT-02a-CTLFireability-11
FORMULA_NAME DES-PT-02a-CTLFireability-12
FORMULA_NAME DES-PT-02a-CTLFireability-13
FORMULA_NAME DES-PT-02a-CTLFireability-14
FORMULA_NAME DES-PT-02a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678278130945

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-02a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DES-PT-02a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DES-PT-02a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-02a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678278386302

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-02a-CTLFireability-02
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 5/32 DES-PT-02a-CTLFireability-02 962508 m, 192501 m/sec, 9029493 t fired, .

Time elapsed: 6 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/211 8/32 DES-PT-02a-CTLFireability-02 1835468 m, 174592 m/sec, 17883834 t fired, .

Time elapsed: 11 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/211 11/32 DES-PT-02a-CTLFireability-02 2623256 m, 157557 m/sec, 26054156 t fired, .

Time elapsed: 16 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/211 15/32 DES-PT-02a-CTLFireability-02 3512873 m, 177923 m/sec, 35339959 t fired, .

Time elapsed: 21 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/211 19/32 DES-PT-02a-CTLFireability-02 4480963 m, 193618 m/sec, 45255893 t fired, .

Time elapsed: 26 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/211 23/32 DES-PT-02a-CTLFireability-02 5405808 m, 184969 m/sec, 55129911 t fired, .

Time elapsed: 31 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/211 27/32 DES-PT-02a-CTLFireability-02 6333850 m, 185608 m/sec, 64705104 t fired, .

Time elapsed: 36 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/211 30/32 DES-PT-02a-CTLFireability-02 7186418 m, 170513 m/sec, 74009196 t fired, .

Time elapsed: 41 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DES-PT-02a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DES-PT-02a-CTLFireability-12
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DES-PT-02a-CTLFireability-12
lola: result : true
lola: markings : 6015
lola: fired transitions : 29806
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DES-PT-02a-CTLFireability-10
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/253 6/32 DES-PT-02a-CTLFireability-10 1267715 m, 253543 m/sec, 8447087 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/253 10/32 DES-PT-02a-CTLFireability-10 2262131 m, 198883 m/sec, 16344454 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/253 14/32 DES-PT-02a-CTLFireability-10 3248925 m, 197358 m/sec, 24198724 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 31 (type EXCL) for DES-PT-02a-CTLFireability-10
lola: result : false
lola: markings : 4156906
lola: fired transitions : 30954564
lola: time used : 18.000000
lola: memory pages used : 18
lola: LAUNCH task # 28 (type EXCL) for 27 DES-PT-02a-CTLFireability-09
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 2/272 2/32 DES-PT-02a-CTLFireability-09 285905 m, 57181 m/sec, 1895576 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 7/272 6/32 DES-PT-02a-CTLFireability-09 1232300 m, 189279 m/sec, 9444840 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 12/272 9/32 DES-PT-02a-CTLFireability-09 2063156 m, 166171 m/sec, 16604858 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 17/272 13/32 DES-PT-02a-CTLFireability-09 3011851 m, 189739 m/sec, 24316783 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 22/272 17/32 DES-PT-02a-CTLFireability-09 3979293 m, 193488 m/sec, 32101289 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 27/272 21/32 DES-PT-02a-CTLFireability-09 5055350 m, 215211 m/sec, 39927444 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 32/272 26/32 DES-PT-02a-CTLFireability-09 6068374 m, 202604 m/sec, 47934011 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 37/272 30/32 DES-PT-02a-CTLFireability-09 7057809 m, 197887 m/sec, 55868627 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DES-PT-02a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DES-PT-02a-CTLFireability-08
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DES-PT-02a-CTLFireability-08
lola: result : false
lola: markings : 6152
lola: fired transitions : 14820
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DES-PT-02a-CTLFireability-07
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/317 7/32 DES-PT-02a-CTLFireability-07 1570597 m, 314119 m/sec, 8435687 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/317 13/32 DES-PT-02a-CTLFireability-07 2939399 m, 273760 m/sec, 16857957 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/317 19/32 DES-PT-02a-CTLFireability-07 4396553 m, 291430 m/sec, 24664272 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/317 25/32 DES-PT-02a-CTLFireability-07 5787982 m, 278285 m/sec, 32390849 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/317 28/32 DES-PT-02a-CTLFireability-07 6572049 m, 156813 m/sec, 40332848 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for DES-PT-02a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 DES-PT-02a-CTLFireability-06
lola: time limit : 346 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/346 5/32 DES-PT-02a-CTLFireability-06 997351 m, 199470 m/sec, 9112938 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/346 8/32 DES-PT-02a-CTLFireability-06 1862809 m, 173091 m/sec, 17701727 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/346 12/32 DES-PT-02a-CTLFireability-06 2742095 m, 175857 m/sec, 26389291 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/346 16/32 DES-PT-02a-CTLFireability-06 3667193 m, 185019 m/sec, 35227207 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/346 20/32 DES-PT-02a-CTLFireability-06 4714814 m, 209524 m/sec, 44751608 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/346 24/32 DES-PT-02a-CTLFireability-06 5680946 m, 193226 m/sec, 53955037 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/346 28/32 DES-PT-02a-CTLFireability-06 6644905 m, 192791 m/sec, 62836847 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/346 32/32 DES-PT-02a-CTLFireability-06 7520210 m, 175061 m/sec, 71488693 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for DES-PT-02a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-02a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 DES-PT-02a-CTLFireability-05
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DES-PT-02a-CTLFireability-05
lola: result : false
lola: markings : 6111
lola: fired transitions : 36003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DES-PT-02a-CTLFireability-04
lola: time limit : 427 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DES-PT-02a-CTLFireability-04
lola: result : false
lola: markings : 106
lola: fired transitions : 144
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DES-PT-02a-CTLFireability-03
lola: time limit : 488 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DES-PT-02a-CTLFireability-03
lola: result : false
lola: markings : 31
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-02a-CTLFireability-01
lola: time limit : 569 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DES-PT-02a-CTLFireability-01
lola: result : false
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-02a-CTLFireability-00
lola: time limit : 683 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-02a-CTLFireability-00
lola: result : true
lola: markings : 95776
lola: fired transitions : 570859
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 43 DES-PT-02a-CTLFireability-13
lola: time limit : 854 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DES-PT-02a-CTLFireability-13
lola: result : false
lola: markings : 100
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DES-PT-02a-CTLFireability-15
lola: time limit : 1139 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DES-PT-02a-CTLFireability-15
lola: result : false
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DES-PT-02a-CTLFireability-11
lola: time limit : 1709 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/1709 5/32 DES-PT-02a-CTLFireability-11 1020391 m, 204078 m/sec, 8232025 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/1709 9/32 DES-PT-02a-CTLFireability-11 1944832 m, 184888 m/sec, 16716088 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/1709 12/32 DES-PT-02a-CTLFireability-11 2873678 m, 185769 m/sec, 25202592 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/1709 17/32 DES-PT-02a-CTLFireability-11 3878308 m, 200926 m/sec, 34110652 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/1709 21/32 DES-PT-02a-CTLFireability-11 4964034 m, 217145 m/sec, 43310809 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/1709 26/32 DES-PT-02a-CTLFireability-11 6008579 m, 208909 m/sec, 52172277 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/1709 30/32 DES-PT-02a-CTLFireability-11 6998694 m, 198023 m/sec, 61092288 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DES-PT-02a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-02a-CTLFireability-14
lola: time limit : 3379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/3379 6/32 DES-PT-02a-CTLFireability-14 1252354 m, 250470 m/sec, 8316542 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/3379 10/32 DES-PT-02a-CTLFireability-14 2286436 m, 206816 m/sec, 16611851 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/3379 14/32 DES-PT-02a-CTLFireability-14 3311755 m, 205063 m/sec, 24903838 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/3379 19/32 DES-PT-02a-CTLFireability-14 4552187 m, 248086 m/sec, 33838982 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/3379 24/32 DES-PT-02a-CTLFireability-14 5705022 m, 230567 m/sec, 42576359 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/3379 29/32 DES-PT-02a-CTLFireability-14 6889979 m, 236991 m/sec, 51166461 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DES-PT-02a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-02a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-02a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-02a-CTLFireability-00: CTL true CTL model checker
DES-PT-02a-CTLFireability-01: CTL false CTL model checker
DES-PT-02a-CTLFireability-02: CTL unknown AGGR
DES-PT-02a-CTLFireability-03: CTL false CTL model checker
DES-PT-02a-CTLFireability-04: CTL false CTL model checker
DES-PT-02a-CTLFireability-05: CTL false CTL model checker
DES-PT-02a-CTLFireability-06: CTL unknown AGGR
DES-PT-02a-CTLFireability-07: CTL unknown AGGR
DES-PT-02a-CTLFireability-08: CTL false CTL model checker
DES-PT-02a-CTLFireability-09: CTL unknown AGGR
DES-PT-02a-CTLFireability-10: CTL false CTL model checker
DES-PT-02a-CTLFireability-11: CTL unknown AGGR
DES-PT-02a-CTLFireability-12: DISJ true CTL model checker
DES-PT-02a-CTLFireability-13: EFAG true tscc_search
DES-PT-02a-CTLFireability-14: CTL unknown AGGR
DES-PT-02a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 256 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-02a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DES-PT-02a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814476800378"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-02a.tgz
mv DES-PT-02a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;