About the Execution of Marcie for DBSingleClientW-PT-d1m06
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
10083.651 | 3600000.00 | 3600069.00 | 40.80 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r097-tall-167814469300250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marcie
Input is DBSingleClientW-PT-d1m06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 1
Run identifier is r097-tall-167814469300250
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 864K
-rw-r--r-- 1 mcc users 8.8K Feb 26 15:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 15:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 26 15:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 15:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 15:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 49K Feb 26 15:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 15:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Feb 26 15:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 432K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-00
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-01
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-02
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-03
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-04
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-05
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-06
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-07
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-08
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-09
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-10
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-11
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-12
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-13
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-14
FORMULA_NAME DBSingleClientW-PT-d1m06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678237597427
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marcie
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DBSingleClientW-PT-d1m06
Not applying reductions.
Model is PT
CTLFireability PT
timeout --kill-after=10s --signal=SIGINT 1m for testing only
Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets
authors: Alex Tovchigrechko (IDD package and CTL model checking)
Martin Schwarick (Symbolic numerical analysis and CSL model checking)
Christian Rohr (Simulative and approximative numerical model checking)
marcie@informatik.tu-cottbus.de
called as: /home/mcc/BenchKit/bin//../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLFireability.xml --memory=6 --mcc-mode
parse successfull
net created successfully
Net: DBSingleClientW_PT_d1m06
(NrP: 1440 NrTr: 672 NrArc: 2688)
parse formulas
formulas created successfully
place and transition orderings generation:0m 0.114sec
net check time: 0m 0.000sec
init dd package: 0m 2.790sec
before gc: list nodes free: 2038835
after gc: idd nodes used:103567, unused:63896433; list nodes free:297296954
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393916 kB
MemFree: 6142960 kB
After kill :
MemTotal: 16393916 kB
MemFree: 16181988 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
check for maximal unmarked siphon
found
The net has a maximal unmarked siphon:
l622
l623
l624
l625
l626
l627
l628
l929
l930
l931
l932
l933
l934
l935
l936
l937
l938
l956
l958
l959
l960
l735
l736
l737
l738
l739
l740
l741
l742
l743
l744
l745
l746
l747
l748
l749
l750
l751
l752
l753
l754
l755
l756
l757
l758
l759
l760
l761
l762
l763
l764
l765
l766
l767
l768
l769
l770
l771
l772
l773
l774
l775
l776
l777
l778
l779
l780
l781
l782
l783
l784
l785
l786
l787
l788
l789
l790
l791
l792
l793
l794
l795
l796
l797
l798
l799
l800
l801
l802
l803
l804
l805
l806
l807
l808
l809
l810
l811
l812
l813
l814
l815
l816
l817
l818
l819
l820
l821
l822
l823
l824
l825
l826
l827
l828
l829
l830
l831
l579
l580
l1034
l1035
l1036
l1037
l1038
l1039
l1040
l1041
l1042
l1043
l1044
l1045
l1046
l1047
l1048
l1049
l1050
l1051
l1052
l1053
l1054
l1055
l1056
l1057
l1058
l1059
l1060
l1061
l1062
l1063
l1064
l1065
l1066
l1067
l1068
l1069
l1070
l1071
l1072
l1073
l1074
l1075
l1076
l1077
l1078
l1080
l1082
l1083
l1084
l1085
l1087
l1089
l1090
l1091
l1092
l1093
l1094
l1095
l1096
l646
l647
l648
l649
l650
l651
l652
l653
l654
l655
l656
l657
l658
l659
l660
l661
l662
l663
l664
l665
l666
l667
l668
l669
l670
l671
l672
l673
l961
l964
l966
l967
l968
l969
l971
l972
l973
l974
l975
l976
l977
l978
l979
l832
l833
l834
l835
l836
l837
l838
l839
l840
l841
l842
l843
l844
l845
l846
l847
l848
l849
l850
l851
l852
l853
l854
l855
l856
l857
l858
l859
l860
l861
l862
l863
l864
l865
l866
l867
l868
l869
l870
l871
l872
l873
l874
l875
l876
l877
l878
l879
l880
l881
l882
l883
l884
l885
l886
l887
l888
l889
l890
l891
l892
l893
l894
l895
l898
l899
l900
l901
l902
l903
l904
l905
l906
l907
l908
l909
l910
l911
l912
l913
l914
l915
l916
l917
l918
l919
l920
l921
l922
l923
l924
l925
l926
l927
l928
l897
l1097
l1098
l1099
l1100
l1101
l1102
l1103
l1104
l1105
l1106
l1107
l1108
l1109
l1110
l1111
l1112
l1113
l1114
l1115
l1116
l1117
l1118
l1119
l1120
l1121
l1122
l1123
l1124
l1125
l1126
l1127
l1128
l1129
l1130
l1131
l1132
l1133
l1134
l1135
l1136
l1137
l1138
l1139
l1140
l1141
l1142
l1143
l1144
l1145
l1146
l1147
l1148
l1149
l1150
l1151
l1152
l1153
l1154
l1155
l1156
l1157
l1158
l1159
l1160
l1161
l1162
l1163
l1164
l1165
l1166
l1167
l1168
l1169
l1170
l1171
l1172
l1173
l1174
l1175
l1176
l1177
l1178
l1179
l1180
l1181
l1182
l1183
l1184
l1185
l1186
l1187
l1188
l1189
l1190
l1191
l1192
l1193
l1194
l1195
l1196
l1197
l1198
l1199
l1200
l1201
l1202
l1203
l1204
l1205
l1206
l1207
l1208
l1209
l1210
l1211
l1212
l1213
l1214
l1243
l1244
l1245
l1246
l1247
l1248
l1249
l1250
l1251
l1252
l1261
l1262
l1263
l1264
l1265
l1266
l1267
l1268
l1269
l1270
l1271
l1272
l1273
l1274
l1275
l1276
l1277
l1278
l1279
l1280
l1295
l1296
l1297
l1298
l1299
l1300
l1301
l1302
l1303
l1304
l1309
l637
l638
l639
l640
l641
l642
l643
l644
l645
l629
l630
l631
l632
l633
l634
l635
l636
l604
l600
l601
l602
l603
l597
l598
l599
l593
l595
l583
l589
l591
l582
l588
l577
l896
l980
l981
l982
l983
l984
l985
l986
l987
l988
l989
l990
l991
l992
l993
l994
l995
l996
l997
l998
l999
l1000
l1001
l1002
l1003
l1004
l1005
l1006
l1007
l1008
l1009
l1010
l1011
l1012
l1013
l1014
l1015
l1016
l1017
l1030
l1031
l1032
l1033
l20
l129
l585
l586
l349
l542
l553
l564
l9
l21
l32
l43
l64
l75
l86
l97
l108
l119
l130
l141
l152
l163
l174
l185
l196
l207
l218
l229
l240
l251
l262
l273
l284
l295
l327
l338
l350
l361
l372
l383
l393
l426
l437
l471
l482
l493
l504
l515
l537
l541
l543
l544
l547
l548
l549
l550
l551
l552
l554
l555
l556
l557
l558
l559
l560
l561
l562
l563
l565
l567
l569
l571
l19
l22
l23
l573
l575
l2
l4
l5
l6
l8
l10
l11
l12
l13
l14
l15
l16
l17
l18
l250
l252
l253
l254
l255
l256
l257
l24
l25
l26
l27
l28
l30
l33
l34
l37
l38
l41
l42
l44
l45
l46
l47
l48
l49
l50
l51
l52
l53
l54
l55
l56
l57
l58
l59
l60
l61
l62
l63
l65
l66
l67
l68
l69
l70
l71
l72
l73
l74
l76
l77
l78
l79
l80
l81
l82
l83
l84
l85
l87
l88
l89
l90
l91
l92
l93
l94
l95
l96
l98
l99
l100
l101
l102
l103
l104
l105
l106
l107
l109
l110
l111
l112
l113
l114
l115
l116
l117
l118
l120
l121
l122
l123
l124
l125
l126
l127
l128
l131
l132
l133
l134
l135
l136
l137
l138
l139
l140
l142
l143
l144
l145
l146
l147
l148
l149
l150
l151
l153
l154
l155
l156
l157
l158
l159
l160
l161
l162
l164
l165
l166
l167
l168
l169
l170
l171
l172
l173
l175
l176
l177
l178
l179
l180
l181
l182
l183
l184
l186
l187
l188
l189
l190
l191
l192
l193
l194
l195
l197
l198
l199
l200
l201
l202
l203
l204
l205
l206
l208
l209
l210
l211
l212
l213
l214
l215
l216
l217
l219
l220
l221
l222
l223
l224
l225
l226
l227
l228
l230
l231
l232
l233
l234
l235
l236
l237
l238
l239
l241
l242
l243
l244
l245
l246
l247
l248
l249
l674
l675
l676
l677
l678
l679
l680
l681
l682
l683
l684
l685
l686
l687
l688
l689
l690
l691
l692
l693
l694
l695
l696
l697
l698
l699
l700
l701
l702
l703
l704
l705
l706
l707
l708
l709
l710
l711
l712
l713
l714
l715
l716
l717
l718
l719
l720
l721
l722
l723
l724
l725
l726
l727
l728
l729
l730
l731
l732
l733
l734
l258
l259
l260
l261
l263
l264
l265
l266
l267
l268
l269
l270
l271
l272
l274
l275
l276
l277
l278
l279
l280
l281
l282
l283
l285
l286
l287
l288
l289
l290
l291
l292
l298
l307
l310
l313
l322
l323
l324
l325
l326
l328
l329
l330
l331
l332
l333
l334
l335
l336
l337
l339
l340
l341
l342
l343
l344
l345
l346
l347
l348
l351
l352
l353
l354
l355
l356
l357
l358
l359
l360
l362
l363
l364
l365
l366
l367
l368
l369
l370
l371
l373
l374
l375
l376
l377
l378
l379
l380
l381
l382
l384
l385
l386
l387
l388
l389
l390
l391
l392
l394
l395
l396
l397
l398
l399
l401
l403
l407
l410
l413
l416
l418
l420
l422
l423
l424
l425
l427
l428
l429
l430
l436
l438
l439
l440
l441
l442
l443
l457
l458
l467
l468
l469
l470
l472
l473
l474
l475
l476
l477
l478
l479
l480
l481
l483
l484
l485
l486
l487
l489
l490
l491
l492
l494
l495
l498
l499
l500
l501
l502
l503
l505
l509
l510
l511
l512
l516
l517
l518
l521
l522
l523
l524
l527
l528
l529
l530
l535
l536
l538
The net has transition(s) that can never fire:
check for constant places
l2
l4
l5
l6
l8
l9
l10
l11
l12
l13
l14
l15
l16
l17
l18
l19
l20
l21
l22
l23
l24
l25
l26
l27
l28
l30
l32
l33
l34
l37
l38
l41
l42
l43
l44
l45
l46
l47
l48
l49
l50
l51
l52
l53
l54
l55
l56
l57
l58
l59
l60
l61
l62
l63
l64
l65
l66
l67
l68
l69
l70
l71
l72
l73
l74
l75
l76
l77
l78
l79
l80
l81
l82
l83
l84
l85
l86
l87
l88
l89
l90
l91
l92
l93
l94
l95
l96
l97
l98
l99
l100
l101
l102
l103
l104
l105
l106
l107
l108
l109
l110
l111
l112
l113
l114
l115
l116
l117
l118
l119
l120
l121
l122
l123
l124
l125
l126
l127
l128
l129
l130
l131
l132
l133
l134
l135
l136
l137
l138
l139
l140
l141
l142
l143
l144
l145
l146
l147
l148
l149
l150
l151
l152
l153
l154
l155
l156
l157
l158
l159
l160
l161
l162
l163
l164
l165
l166
l167
l168
l169
l170
l171
l172
l173
l174
l175
l176
l177
l178
l179
l180
l181
l182
l183
l184
l185
l186
l187
l188
l189
l190
l191
l192
l193
l194
l195
l196
l197
l198
l199
l200
l201
l202
l203
l204
l205
l206
l207
l208
l209
l210
l211
l212
l213
l214
l215
l216
l217
l218
l219
l220
l221
l222
l223
l224
l225
l226
l227
l228
l229
l230
l231
l232
l233
l234
l235
l236
l237
l238
l239
l240
l241
l242
l243
l244
l245
l246
l247
l248
l249
l250
l251
l252
l253
l254
l255
l256
l257
l258
l259
l260
l261
l262
l263
l264
l265
l266
l267
l268
l269
l270
l271
l272
l273
l274
l275
l276
l277
l278
l279
l280
l281
l282
l283
l284
l285
l286
l287
l288
l289
l290
l291
l292
l295
l298
l307
l310
l313
l322
l323
l324
l325
l326
l327
l328
l329
l330
l331
l332
l333
l334
l335
l336
l337
l338
l339
l340
l341
l342
l343
l344
l345
l346
l347
l348
l349
l350
l351
l352
l353
l354
l355
l356
l357
l358
l359
l360
l361
l362
l363
l364
l365
l366
l367
l368
l369
l370
l371
l372
l373
l374
l375
l376
l377
l378
l379
l380
l381
l382
l383
l384
l385
l386
l387
l388
l389
l390
l391
l392
l393
l394
l395
l396
l397
l398
l399
l401
l403
l407
l410
l413
l416
l418
l420
l422
l423
l424
l425
l426
l427
l428
l429
l430
l436
l437
l438
l439
l440
l441
l442
l443
l457
l458
l467
l468
l469
l470
l471
l472
l473
l474
l475
l476
l477
l478
l479
l480
l481
l482
l483
l484
l485
l486
l487
l489
l490
l491
l492
l493
l494
l495
l498
l499
l500
l501
l502
l503
l504
l505
l509
l510
l511
l512
l515
l516
l517
l518
l521
l522
l523
l524
l527
l528
l529
l530
l535
l536
l537
l538
l541
l542
l543
l544
l547
l548
l549
l550
l551
l552
l553
l554
l555
l556
l557
l558
l559
l560
l561
l562
l563
l564
l565
l567
l569
l571
l573
l575
l577
l579
l580
l582
l583
l585
l586
l588
l589
l591
l593
l595
l597
l598
l599
l600
l601
l602
l603
l604
l622
l623
l624
l625
l626
l627
l628
l629
l630
l631
l632
l633
l634
l635
l636
l637
l638
l639
l640
l641
l642
l643
l644
l645
l646
l647
l648
l649
l650
l651
l652
l653
l654
l655
l656
l657
l658
l659
l660
l661
l662
l663
l664
l665
l666
l667
l668
l669
l670
l671
l672
l673
l674
l675
l676
l677
l678
l679
l680
l681
l682
l683
l684
l685
l686
l687
l688
l689
l690
l691
l692
l693
l694
l695
l696
l697
l698
l699
l700
l701
l702
l703
l704
l705
l706
l707
l708
l709
l710
l711
l712
l713
l714
l715
l716
l717
l718
l719
l720
l721
l722
l723
l724
l725
l726
l727
l728
l729
l730
l731
l732
l733
l734
l735
l736
l737
l738
l739
l740
l741
l742
l743
l744
l745
l746
l747
l748
l749
l750
l751
l752
l753
l754
l755
l756
l757
l758
l759
l760
l761
l762
l763
l764
l765
l766
l767
l768
l769
l770
l771
l772
l773
l774
l775
l776
l777
l778
l779
l780
l781
l782
l783
l784
l785
l786
l787
l788
l789
l790
l791
l792
l793
l794
l795
l796
l797
l798
l799
l800
l801
l802
l803
l804
l805
l806
l807
l808
l809
l810
l811
l812
l813
l814
l815
l816
l817
l818
l819
l820
l821
l822
l823
l824
l825
l826
l827
l828
l829
l830
l831
l832
l833
l834
l835
l836
l837
l838
l839
l840
l841
l842
l843
l844
l845
l846
l847
l848
l849
l850
l851
l852
l853
l854
l855
l856
l857
l858
l859
l860
l861
l862
l863
l864
l865
l866
l867
l868
l869
l870
l871
l872
l873
l874
l875
l876
l877
l878
l879
l880
l881
l882
l883
l884
l885
l886
l887
l888
l889
l890
l891
l892
l893
l894
l895
l896
l897
l898
l899
l900
l901
l902
l903
l904
l905
l906
l907
l908
l909
l910
l911
l912
l913
l914
l915
l916
l917
l918
l919
l920
l921
l922
l923
l924
l925
l926
l927
l928
l929
l930
l931
l932
l933
l934
l935
l936
l937
l938
l956
l958
l959
l960
l961
l964
l966
l967
l968
l969
l971
l972
l973
l974
l975
l976
l977
l978
l979
l980
l981
l982
l983
l984
l985
l986
l987
l988
l989
l990
l991
l992
l993
l994
l995
l996
l997
l998
l999
l1000
l1001
l1002
l1003
l1004
l1005
l1006
l1007
l1008
l1009
l1010
l1011
l1012
l1013
l1014
l1015
l1016
l1017
l1030
l1031
l1032
l1033
l1034
l1035
l1036
l1037
l1038
l1039
l1040
l1041
l1042
l1043
l1044
l1045
l1046
l1047
l1048
l1049
l1050
l1051
l1052
l1053
l1054
l1055
l1056
l1057
l1058
l1059
l1060
l1061
l1062
l1063
l1064
l1065
l1066
l1067
l1068
l1069
l1070
l1071
l1072
l1073
l1074
l1075
l1076
l1077
l1078
l1080
l1082
l1083
l1084
l1085
l1087
l1089
l1090
l1091
l1092
l1093
l1094
l1095
l1096
l1097
l1098
l1099
l1100
l1101
l1102
l1103
l1104
l1105
l1106
l1107
l1108
l1109
l1110
l1111
l1112
l1113
l1114
l1115
l1116
l1117
l1118
l1119
l1120
l1121
l1122
l1123
l1124
l1125
l1126
l1127
l1128
l1129
l1130
l1131
l1132
l1133
l1134
l1135
l1136
l1137
l1138
l1139
l1140
l1141
l1142
l1143
l1144
l1145
l1146
l1147
l1148
l1149
l1150
l1151
l1152
l1153
l1154
l1155
l1156
l1157
l1158
l1159
l1160
l1161
l1162
l1163
l1164
l1165
l1166
l1167
l1168
l1169
l1170
l1171
l1172
l1173
l1174
l1175
l1176
l1177
l1178
l1179
l1180
l1181
l1182
l1183
l1184
l1185
l1186
l1187
l1188
l1189
l1190
l1191
l1192
l1193
l1194
l1195
l1196
l1197
l1198
l1199
l1200
l1201
l1202
l1203
l1204
l1205
l1206
l1207
l1208
l1209
l1210
l1211
l1212
l1213
l1214
l1243
l1244
l1245
l1246
l1247
l1248
l1249
l1250
l1251
l1252
l1261
l1262
l1263
l1264
l1265
l1266
l1267
l1268
l1269
l1270
l1271
l1272
l1273
l1274
l1275
l1276
l1277
l1278
l1279
l1280
l1295
l1296
l1297
l1298
l1299
l1300
l1301
l1302
l1303
l1304
l1309
found 1093 constant places
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok
initing FirstDep: 0m 0.000sec
11486 16537 23239 36450 36111 34143 32002 43518 43798 35747 29615 31469 28417 28363 29664 30129 32834 33209 31597 44850 62915 64974 70663 72353 64074 82509 73096 68493 63463 64532 69082 74960 77211 75096 83397 79563 74802 75673 77689 75714 77087 75556 72640 75656 71250 74554 75846 70229 70077 72152 74767 72829 75208 72770 71021 73762 71567 73661 68142 77191 77781 78005 73491 73351 73140 72852 70081 72341 81184 87284 84341 72430 72011 71987 86633 79298 71212 70799 70355 77514 79309 79095 75763 74552 74286 74151 79631 80234 76709 74650 74962 73502 76245 76457 91570 96469 96287 101108 103034 98449 94450 93984 94254 97135 96299 97120 99191 97022 96756 98841 99481 99053 97063 100592 98682 96389 96445 96243 95076 99133 97253 96814 97544 94586 93985 96926 99110 95903 93655 95992 94484 94326 97581 97474 95386 91177 93744 90569 91244 90890 87973 89642 88829 89412 89180 89620 92147 96242 94948 92015 95917 94371 92047 94417 91554 90172 91432 90086 89043 87430 87201 86568 87120 86528 90207 92097 93474 93837 96414 94511 94581 95482 97826 96987 97682 97255 97391 96925 98189 97055 96833 97008 100895 100480 98452 95334 96323 95106 95409 94999 96617 95330 94980 95111 95103 95185 94928 95254 95047 95941 95477 96089 103351 105322 104895 107056 103706 99740 99846 99537 100493 100294 99150 98371 98127 104966 105469 101459 101133 99728 99462 98282 98443 108776 110366 105867 105670 107084 104047 104553 103287 103102 112414 113713 106286 107412 108338 104081 104957 103428 103637 106636 105032 105350 104598 103820 103729 104227 105124 105512 105248 103867 103532 103566 105892 110083 109965 104968 104774 104810 104141 104984 109904 112144 107062 104257 104262 104968 108044 112590 115166 111065 107508 107464 107311 107239 106286 104522 104330 110087 112331 107994 108434 107292 107057 106694 106485 112816 109749 108290 108912 107957 107386 106941 109552 110210 105682 105258 104056 103740 103666 103677 103975 102665 99762 99683 99780 100709 105657 107196 102910 102801 102624 102652 102410 104978 99203 106176 108507 105259 103837 102667 103395 102474 102160 102007 102316 105246 107236 103098 102942 102629 102763 102574 104903 98969 103416 105392 106050 105015 104533 105077 105293 105873 105213 105124 105312 108424 106563 106284 102900 104103 102993 102884 103181 104379 103344 103299 102960 103425 102903 102902 102895 103044 103247 103687 103422 104686 103685 104782 103527 103554 103642 103504 104820 103540 103812 103719 103628 105115 104210 103648 105101 104030 103924 105032 103840 103601 111071 112312 106667 107013 111696 113691 107257 107511 107365 108884 106832 106472 105755 105810 105401 107139 107532 107583 110786 113009 110660 109123 110559 107299 107271 106633 108007 107522 107555 107059 115946 117552 114703 112757 119319 111776 111632 110490 111181 111758 110874 111719 112287 117032 120949 116266 114191 114057 112490 112164 111302 111224 112413 112108 111717 112890 110813 112083 112129 112995 111760 111112 111283 111393 112483 112299 111976 113058 112322 112082 111588 111361 110977 110502 111567 111202 111126 110278 116357 118874 115147 112302 112050 111998 112113 111029 113755 116385 118850 111990 112031 111912 111995 111453 115441 119313 121914 117861 114899 115037 114862 115210 114948 113302 111720 111618 111354 111073 112041 117418 119982 116434 114650 114168 114351 113655 113789 118402 120198 117046 116685 115358 114176 113924 113954 114663 114862 114284 113613 117633 113365 111996 111850 110202 109978 110028 110670 111009 110359 109976 110074 108014 105900 105424 105452 108412 111587 109793 111060 109952 109788 110088 111408 110186 110442 110301 114025 113940 112521 109294 109393 108527 108379 108445 109213 109328 108536 108441 108485 108229 108116 107887 108482 108475 108994 109100 110110 109002 110325 109424 108794 110317 108790 110333 109018 109117 110584 109014 109321 110459 109346 109391 110191 109256 110457 109267 109053 108883 110229 108978 110374 109179 110468 109152 109373 110655 109176 109354 106766 106267 105909 105106 105060 104873 110524 112069 115103 109433 109287 109107 109164 109040 108600 110316 105888 111778 114670 111063 110569 109434 109546 108869 108690 109041 112057 105614 112314 114287 111631 110174 109372 110031 108691 108976 108647 110647 106554 108726 104087 104364 103569 108810 110547 109038 110966 110153 109048 108936 111246 111837 108990 109463 110443 110642 108165 107331 107455 110470 111334 110116 109800 109078 108793 109036 109046 107014 106719 107251 107143 107021 107326 106733 109975 109300 109388 108829 108322 107690 107977 111105 109430 110403 108275 108048 107639 108458
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DBSingleClientW-PT-d1m06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="marcie"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marcie"
echo " Input is DBSingleClientW-PT-d1m06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 1"
echo " Run identifier is r097-tall-167814469300250"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DBSingleClientW-PT-d1m06.tgz
mv DBSingleClientW-PT-d1m06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;