Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r073-smll-167814399200186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is CircularTrains-PT-384, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r073-smll-167814399200186
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 784K
-rw-r--r-- 1 mcc users 7.1K Feb 26 04:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 04:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 26 04:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 04:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 04:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Feb 26 04:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 04:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Feb 26 04:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 293K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-384-CTLFireability-00
FORMULA_NAME CircularTrains-PT-384-CTLFireability-01
FORMULA_NAME CircularTrains-PT-384-CTLFireability-02
FORMULA_NAME CircularTrains-PT-384-CTLFireability-03
FORMULA_NAME CircularTrains-PT-384-CTLFireability-04
FORMULA_NAME CircularTrains-PT-384-CTLFireability-05
FORMULA_NAME CircularTrains-PT-384-CTLFireability-06
FORMULA_NAME CircularTrains-PT-384-CTLFireability-07
FORMULA_NAME CircularTrains-PT-384-CTLFireability-08
FORMULA_NAME CircularTrains-PT-384-CTLFireability-09
FORMULA_NAME CircularTrains-PT-384-CTLFireability-10
FORMULA_NAME CircularTrains-PT-384-CTLFireability-11
FORMULA_NAME CircularTrains-PT-384-CTLFireability-12
FORMULA_NAME CircularTrains-PT-384-CTLFireability-13
FORMULA_NAME CircularTrains-PT-384-CTLFireability-14
FORMULA_NAME CircularTrains-PT-384-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678304685004

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircularTrains-PT-384
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-08 19:44:48] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 19:44:48] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 19:44:49] [INFO ] Load time of PNML (sax parser for PT used): 210 ms
[2023-03-08 19:44:49] [INFO ] Transformed 768 places.
[2023-03-08 19:44:49] [INFO ] Transformed 384 transitions.
[2023-03-08 19:44:49] [INFO ] Parsed PT model containing 768 places and 384 transitions and 1536 arcs in 416 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 35 ms.
Support contains 208 out of 768 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 768/768 places, 384/384 transitions.
Applied a total of 0 rules in 153 ms. Remains 768 /768 variables (removed 0) and now considering 384/384 (removed 0) transitions.
// Phase 1: matrix 384 rows 768 cols
[2023-03-08 19:44:49] [INFO ] Computed 385 place invariants in 97 ms
[2023-03-08 19:44:51] [INFO ] Implicit Places using invariants in 1736 ms returned [7, 58, 107, 383, 447, 448, 470, 475, 538, 545, 600, 671, 689, 693, 718, 741, 743, 760, 763, 764]
Discarding 20 places :
Implicit Place search using SMT only with invariants took 1796 ms to find 20 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 748/768 places, 384/384 transitions.
Applied a total of 0 rules in 310 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2261 ms. Remains : 748/768 places, 384/384 transitions.
Support contains 208 out of 748 places after structural reductions.
[2023-03-08 19:44:52] [INFO ] Flatten gal took : 155 ms
[2023-03-08 19:44:52] [INFO ] Flatten gal took : 76 ms
[2023-03-08 19:44:52] [INFO ] Input system was already deterministic with 384 transitions.
Finished random walk after 1223 steps, including 0 resets, run visited all 86 properties in 270 ms. (steps per millisecond=4 )
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 37 ms
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 40 ms
[2023-03-08 19:44:53] [INFO ] Input system was already deterministic with 384 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 26 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 37 ms
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 33 ms
[2023-03-08 19:44:53] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 31 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 40 ms
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 36 ms
[2023-03-08 19:44:53] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 748 transition count 378
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 742 transition count 378
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 12 place count 742 transition count 365
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 38 place count 729 transition count 365
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 66 place count 715 transition count 351
Applied a total of 66 rules in 195 ms. Remains 715 /748 variables (removed 33) and now considering 351/384 (removed 33) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 196 ms. Remains : 715/748 places, 351/384 transitions.
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 29 ms
[2023-03-08 19:44:53] [INFO ] Flatten gal took : 32 ms
[2023-03-08 19:44:53] [INFO ] Input system was already deterministic with 351 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 26 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 37 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 50 ms
[2023-03-08 19:44:54] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 30 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 24 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 28 ms
[2023-03-08 19:44:54] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 42 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 24 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 24 ms
[2023-03-08 19:44:54] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 19 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 17 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 17 ms
[2023-03-08 19:44:54] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 33 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 29 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 18 ms
[2023-03-08 19:44:54] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 748 transition count 378
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 742 transition count 378
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 14 Pre rules applied. Total rules applied 12 place count 742 transition count 364
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 40 place count 728 transition count 364
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 68 place count 714 transition count 350
Applied a total of 68 rules in 122 ms. Remains 714 /748 variables (removed 34) and now considering 350/384 (removed 34) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 123 ms. Remains : 714/748 places, 350/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 14 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 16 ms
[2023-03-08 19:44:54] [INFO ] Input system was already deterministic with 350 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 18 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 16 ms
[2023-03-08 19:44:54] [INFO ] Flatten gal took : 18 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 17 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 14 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 15 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 748 transition count 378
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 742 transition count 378
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 14 Pre rules applied. Total rules applied 12 place count 742 transition count 364
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 40 place count 728 transition count 364
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 66 place count 715 transition count 351
Applied a total of 66 rules in 106 ms. Remains 715 /748 variables (removed 33) and now considering 351/384 (removed 33) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 107 ms. Remains : 715/748 places, 351/384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 16 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 16 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 351 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 23 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 17 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 17 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 17 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 14 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 15 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 17 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 14 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 15 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 748/748 places, 384/384 transitions.
Applied a total of 0 rules in 17 ms. Remains 748 /748 variables (removed 0) and now considering 384/384 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 748/748 places, 384/384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 26 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 15 ms
[2023-03-08 19:44:55] [INFO ] Input system was already deterministic with 384 transitions.
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 15 ms
[2023-03-08 19:44:55] [INFO ] Flatten gal took : 20 ms
[2023-03-08 19:44:55] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-08 19:44:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 748 places, 384 transitions and 1496 arcs took 5 ms.
Total runtime 7000 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/457/ctl_0_ --ctl=/tmp/457/ctl_1_ --ctl=/tmp/457/ctl_2_ --ctl=/tmp/457/ctl_3_ --ctl=/tmp/457/ctl_4_ --ctl=/tmp/457/ctl_5_ --ctl=/tmp/457/ctl_6_ --ctl=/tmp/457/ctl_7_ --ctl=/tmp/457/ctl_8_ --ctl=/tmp/457/ctl_9_ --ctl=/tmp/457/ctl_10_ --ctl=/tmp/457/ctl_11_ --ctl=/tmp/457/ctl_12_ --ctl=/tmp/457/ctl_13_ --ctl=/tmp/457/ctl_14_ --ctl=/tmp/457/ctl_15_ --mu-par --mu-opt
TIME LIMIT: Killed by timeout after 3570 seconds
MemTotal: 16393216 kB
MemFree: 199708 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16098056 kB
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-00
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-01
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-02
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-03
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-04
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-05
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-06
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-07
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-08
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-09
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-10
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-11
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-12
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-13
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-14
Could not compute solution for formula : CircularTrains-PT-384-CTLFireability-15

BK_STOP 1678308268383

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name CircularTrains-PT-384-CTLFireability-00
ctl formula formula --ctl=/tmp/457/ctl_0_
ctl formula name CircularTrains-PT-384-CTLFireability-01
ctl formula formula --ctl=/tmp/457/ctl_1_
ctl formula name CircularTrains-PT-384-CTLFireability-02
ctl formula formula --ctl=/tmp/457/ctl_2_
ctl formula name CircularTrains-PT-384-CTLFireability-03
ctl formula formula --ctl=/tmp/457/ctl_3_
ctl formula name CircularTrains-PT-384-CTLFireability-04
ctl formula formula --ctl=/tmp/457/ctl_4_
ctl formula name CircularTrains-PT-384-CTLFireability-05
ctl formula formula --ctl=/tmp/457/ctl_5_
ctl formula name CircularTrains-PT-384-CTLFireability-06
ctl formula formula --ctl=/tmp/457/ctl_6_
ctl formula name CircularTrains-PT-384-CTLFireability-07
ctl formula formula --ctl=/tmp/457/ctl_7_
ctl formula name CircularTrains-PT-384-CTLFireability-08
ctl formula formula --ctl=/tmp/457/ctl_8_
ctl formula name CircularTrains-PT-384-CTLFireability-09
ctl formula formula --ctl=/tmp/457/ctl_9_
ctl formula name CircularTrains-PT-384-CTLFireability-10
ctl formula formula --ctl=/tmp/457/ctl_10_
ctl formula name CircularTrains-PT-384-CTLFireability-11
ctl formula formula --ctl=/tmp/457/ctl_11_
ctl formula name CircularTrains-PT-384-CTLFireability-12
ctl formula formula --ctl=/tmp/457/ctl_12_
ctl formula name CircularTrains-PT-384-CTLFireability-13
ctl formula formula --ctl=/tmp/457/ctl_13_
ctl formula name CircularTrains-PT-384-CTLFireability-14
ctl formula formula --ctl=/tmp/457/ctl_14_
ctl formula name CircularTrains-PT-384-CTLFireability-15
ctl formula formula --ctl=/tmp/457/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 748 places, 384 transitions and 1496 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.000 user 0.010 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 384->384 groups
pnml2lts-sym: Regrouping took 0.170 real 0.180 user 0.000 sys
pnml2lts-sym: state vector length is 748; there are 384 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Exploration took 5839135 group checks and 0 next state calls
pnml2lts-sym: reachability took 95.300 real 326.660 user 53.290 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.070 real 0.220 user 0.000 sys
pnml2lts-sym: state space has 1.63766413512279e+88 states, 178629 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
Killing (15) : 463
Killing (9) : 463

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-384"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is CircularTrains-PT-384, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r073-smll-167814399200186"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-384.tgz
mv CircularTrains-PT-384 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;