About the Execution of LTSMin+red for CSRepetitions-PT-03
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
981.735 | 24735.00 | 82250.00 | 521.30 | TTFFTTFTTTFFFFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r073-smll-167814399000058.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is CSRepetitions-PT-03, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r073-smll-167814399000058
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 21K Feb 25 11:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 25 11:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Feb 25 11:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 113K Feb 25 11:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 47K Feb 25 11:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 231K Feb 25 11:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 54K Feb 25 11:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 249K Feb 25 11:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.0K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 40K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-00
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-01
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-02
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-03
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-04
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-05
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-06
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-07
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-08
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-09
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-10
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-11
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-12
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-13
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-14
FORMULA_NAME CSRepetitions-PT-03-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678241177078
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-PT-03
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-08 02:06:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 02:06:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 02:06:19] [INFO ] Load time of PNML (sax parser for PT used): 50 ms
[2023-03-08 02:06:19] [INFO ] Transformed 58 places.
[2023-03-08 02:06:19] [INFO ] Transformed 81 transitions.
[2023-03-08 02:06:20] [INFO ] Parsed PT model containing 58 places and 81 transitions and 279 arcs in 145 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Support contains 58 out of 58 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 16 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
// Phase 1: matrix 81 rows 58 cols
[2023-03-08 02:06:20] [INFO ] Computed 12 place invariants in 12 ms
[2023-03-08 02:06:20] [INFO ] Implicit Places using invariants in 229 ms returned []
[2023-03-08 02:06:20] [INFO ] Invariant cache hit.
[2023-03-08 02:06:20] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-08 02:06:20] [INFO ] Implicit Places using invariants and state equation in 136 ms returned []
Implicit Place search using SMT with State Equation took 407 ms to find 0 implicit places.
[2023-03-08 02:06:20] [INFO ] Invariant cache hit.
[2023-03-08 02:06:20] [INFO ] Dead Transitions using invariants and state equation in 120 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 545 ms. Remains : 58/58 places, 81/81 transitions.
Support contains 58 out of 58 places after structural reductions.
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 47 ms
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 28 ms
[2023-03-08 02:06:21] [INFO ] Input system was already deterministic with 81 transitions.
Incomplete random walk after 10000 steps, including 336 resets, run finished after 213 ms. (steps per millisecond=46 ) properties (out of 45) seen :44
Incomplete Best-First random walk after 10001 steps, including 40 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 02:06:21] [INFO ] Invariant cache hit.
[2023-03-08 02:06:21] [INFO ] [Real]Absence check using 12 positive place invariants in 6 ms returned sat
[2023-03-08 02:06:21] [INFO ] After 65ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 12 ms
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 16 ms
[2023-03-08 02:06:21] [INFO ] Input system was already deterministic with 81 transitions.
Computed a total of 0 stabilizing places and 9 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 7 ms
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 7 ms
[2023-03-08 02:06:21] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 11 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 7 ms
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 7 ms
[2023-03-08 02:06:21] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:21] [INFO ] Flatten gal took : 7 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 8 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 6 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 6 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 8 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 6 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 8 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 6 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 0 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 7 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 4 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 6 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 4 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 11 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 1 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Applied a total of 0 rules in 2 ms. Remains 58 /58 variables (removed 0) and now considering 81/81 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/58 places, 81/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 6 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 58/58 places, 81/81 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 0 with 24 rules applied. Total rules applied 24 place count 42 transition count 73
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 45 place count 21 transition count 52
Iterating global reduction 0 with 21 rules applied. Total rules applied 66 place count 21 transition count 52
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 72 place count 15 transition count 28
Iterating global reduction 0 with 6 rules applied. Total rules applied 78 place count 15 transition count 28
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 84 place count 15 transition count 22
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 1 with 6 rules applied. Total rules applied 90 place count 12 transition count 19
Applied a total of 90 rules in 17 ms. Remains 12 /58 variables (removed 46) and now considering 19/81 (removed 62) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 12/58 places, 19/81 transitions.
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:06:22] [INFO ] Input system was already deterministic with 19 transitions.
Finished random walk after 79 steps, including 1 resets, run visited all 1 properties in 1 ms. (steps per millisecond=79 )
FORMULA CSRepetitions-PT-03-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 10 ms
[2023-03-08 02:06:22] [INFO ] Flatten gal took : 11 ms
[2023-03-08 02:06:22] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 13 ms.
[2023-03-08 02:06:22] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 58 places, 81 transitions and 279 arcs took 2 ms.
Total runtime 2737 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/466/ctl_0_ --ctl=/tmp/466/ctl_1_ --ctl=/tmp/466/ctl_2_ --ctl=/tmp/466/ctl_3_ --ctl=/tmp/466/ctl_4_ --ctl=/tmp/466/ctl_5_ --ctl=/tmp/466/ctl_6_ --ctl=/tmp/466/ctl_7_ --ctl=/tmp/466/ctl_8_ --ctl=/tmp/466/ctl_9_ --ctl=/tmp/466/ctl_10_ --ctl=/tmp/466/ctl_11_ --ctl=/tmp/466/ctl_12_ --ctl=/tmp/466/ctl_13_ --ctl=/tmp/466/ctl_14_ --mu-par --mu-opt
FORMULA CSRepetitions-PT-03-CTLFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-03 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-04 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-10 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-11 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-12 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-13 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA CSRepetitions-PT-03-CTLFireability-14 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
BK_STOP 1678241201813
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name CSRepetitions-PT-03-CTLFireability-00
ctl formula formula --ctl=/tmp/466/ctl_0_
ctl formula name CSRepetitions-PT-03-CTLFireability-01
ctl formula formula --ctl=/tmp/466/ctl_1_
ctl formula name CSRepetitions-PT-03-CTLFireability-02
ctl formula formula --ctl=/tmp/466/ctl_2_
ctl formula name CSRepetitions-PT-03-CTLFireability-03
ctl formula formula --ctl=/tmp/466/ctl_3_
ctl formula name CSRepetitions-PT-03-CTLFireability-04
ctl formula formula --ctl=/tmp/466/ctl_4_
ctl formula name CSRepetitions-PT-03-CTLFireability-05
ctl formula formula --ctl=/tmp/466/ctl_5_
ctl formula name CSRepetitions-PT-03-CTLFireability-06
ctl formula formula --ctl=/tmp/466/ctl_6_
ctl formula name CSRepetitions-PT-03-CTLFireability-07
ctl formula formula --ctl=/tmp/466/ctl_7_
ctl formula name CSRepetitions-PT-03-CTLFireability-08
ctl formula formula --ctl=/tmp/466/ctl_8_
ctl formula name CSRepetitions-PT-03-CTLFireability-09
ctl formula formula --ctl=/tmp/466/ctl_9_
ctl formula name CSRepetitions-PT-03-CTLFireability-10
ctl formula formula --ctl=/tmp/466/ctl_10_
ctl formula name CSRepetitions-PT-03-CTLFireability-11
ctl formula formula --ctl=/tmp/466/ctl_11_
ctl formula name CSRepetitions-PT-03-CTLFireability-12
ctl formula formula --ctl=/tmp/466/ctl_12_
ctl formula name CSRepetitions-PT-03-CTLFireability-13
ctl formula formula --ctl=/tmp/466/ctl_13_
ctl formula name CSRepetitions-PT-03-CTLFireability-14
ctl formula formula --ctl=/tmp/466/ctl_14_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 58 places, 81 transitions and 279 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 81->63 groups
pnml2lts-sym: Regrouping took 0.010 real 0.010 user 0.000 sys
pnml2lts-sym: state vector length is 58; there are 63 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 17286 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.270 real 1.020 user 0.040 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.010 user 0.000 sys
pnml2lts-sym: state space has 134074721 states, 6953 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/466/ctl_0_ holds for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/466/ctl_3_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/466/ctl_14_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_13_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_1_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_5_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_2_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/466/ctl_12_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_11_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_7_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_8_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_4_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_9_ holds for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_10_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/466/ctl_6_ does not hold for the initial state
pnml2lts-sym: group_next: 1501 nodes total
pnml2lts-sym: group_explored: 1340 nodes, 1152 short vectors total
pnml2lts-sym: max token count: 3
double free or corruption (out)
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-PT-03"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is CSRepetitions-PT-03, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r073-smll-167814399000058"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-PT-03.tgz
mv CSRepetitions-PT-03 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;