About the Execution of LoLa+red for ClientsAndServers-PT-N5000P0
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4149.512 | 184176.00 | 165263.00 | 963.30 | T????T???F??T?F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397900354.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ClientsAndServers-PT-N5000P0, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397900354
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 8.4K Feb 26 13:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Feb 26 13:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 13:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 13:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 15:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 13:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Feb 26 13:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 26 13:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 13:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.2K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-00
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-01
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-02
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-03
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-04
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-05
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-06
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-07
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-08
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-09
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-10
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-11
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-12
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-13
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-14
FORMULA_NAME ClientsAndServers-PT-N5000P0-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678274823031
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ClientsAndServers-PT-N5000P0
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 11:27:05] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 11:27:05] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 11:27:05] [INFO ] Load time of PNML (sax parser for PT used): 33 ms
[2023-03-08 11:27:05] [INFO ] Transformed 25 places.
[2023-03-08 11:27:05] [INFO ] Transformed 18 transitions.
[2023-03-08 11:27:05] [INFO ] Parsed PT model containing 25 places and 18 transitions and 54 arcs in 132 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Support contains 25 out of 25 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Applied a total of 0 rules in 14 ms. Remains 25 /25 variables (removed 0) and now considering 18/18 (removed 0) transitions.
// Phase 1: matrix 18 rows 25 cols
[2023-03-08 11:27:05] [INFO ] Computed 8 place invariants in 8 ms
[2023-03-08 11:27:05] [INFO ] Implicit Places using invariants in 196 ms returned []
[2023-03-08 11:27:05] [INFO ] Invariant cache hit.
[2023-03-08 11:27:06] [INFO ] Implicit Places using invariants and state equation in 61 ms returned []
Implicit Place search using SMT with State Equation took 300 ms to find 0 implicit places.
[2023-03-08 11:27:06] [INFO ] Invariant cache hit.
[2023-03-08 11:27:06] [INFO ] Dead Transitions using invariants and state equation in 52 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 371 ms. Remains : 25/25 places, 18/18 transitions.
Support contains 25 out of 25 places after structural reductions.
[2023-03-08 11:27:06] [INFO ] Flatten gal took : 22 ms
[2023-03-08 11:27:06] [INFO ] Flatten gal took : 8 ms
[2023-03-08 11:27:06] [INFO ] Input system was already deterministic with 18 transitions.
Incomplete random walk after 40001 steps, including 0 resets, run finished after 51 ms. (steps per millisecond=784 ) properties (out of 34) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 79 ms. (steps per millisecond=12 ) properties (out of 33) seen :15
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=21 ) properties (out of 18) seen :7
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=14 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=23 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 10) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
[2023-03-08 11:27:06] [INFO ] Invariant cache hit.
[2023-03-08 11:27:07] [INFO ] [Real]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-08 11:27:07] [INFO ] [Real]Absence check using 5 positive and 3 generalized place invariants in 3 ms returned sat
[2023-03-08 11:27:07] [INFO ] After 161ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-08 11:27:07] [INFO ] [Nat]Absence check using 5 positive place invariants in 3 ms returned sat
[2023-03-08 11:27:07] [INFO ] [Nat]Absence check using 5 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-08 11:27:07] [INFO ] After 53ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-08 11:27:07] [INFO ] Deduced a trap composed of 11 places in 106 ms of which 8 ms to minimize.
[2023-03-08 11:27:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 113 ms
[2023-03-08 11:27:07] [INFO ] After 222ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 37 ms.
[2023-03-08 11:27:07] [INFO ] After 343ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Fused 8 Parikh solutions to 7 different solutions.
Finished Parikh walk after 209999 steps, including 0 resets, run visited all 1 properties in 267 ms. (steps per millisecond=786 )
Parikh walk visited 8 properties in 2891 ms.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 2 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 1 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 3 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 1 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 16
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 7 place count 20 transition count 16
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 7 place count 20 transition count 14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 11 place count 18 transition count 14
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 15 place count 16 transition count 12
Applied a total of 15 rules in 11 ms. Remains 16 /25 variables (removed 9) and now considering 12/18 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 16/25 places, 12/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 0 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 0 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 23 transition count 17
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 2 rules applied. Total rules applied 5 place count 22 transition count 16
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 6 place count 21 transition count 16
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 6 place count 21 transition count 15
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 8 place count 20 transition count 15
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 10 place count 19 transition count 14
Applied a total of 10 rules in 5 ms. Remains 19 /25 variables (removed 6) and now considering 14/18 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 19/25 places, 14/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 14 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 1 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 1 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 21 transition count 14
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 12 place count 17 transition count 14
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 18 place count 14 transition count 11
Applied a total of 18 rules in 3 ms. Remains 14 /25 variables (removed 11) and now considering 11/18 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 14/25 places, 11/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 1 ms
[2023-03-08 11:27:10] [INFO ] Input system was already deterministic with 18 transitions.
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 11:27:10] [INFO ] Flatten gal took : 3 ms
[2023-03-08 11:27:10] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 11:27:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25 places, 18 transitions and 54 arcs took 0 ms.
Total runtime 5129 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ClientsAndServers-PT-N5000P0
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability
FORMULA ClientsAndServers-PT-N5000P0-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N5000P0-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N5000P0-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N5000P0-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N5000P0-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678275007207
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 1 (type EXCL) for 0 ClientsAndServers-PT-N5000P0-CTLFireability-00
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 1 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-00
lola: result : true
lola: markings : 250000
lola: fired transitions : 249999
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 62 (type EXCL) for 61 ClientsAndServers-PT-N5000P0-CTLFireability-15
lola: time limit : 189 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 4/189 17/32 ClientsAndServers-PT-N5000P0-CTLFireability-15 3576232 m, 715246 m/sec, 4331860 t fired, .
Time elapsed: 5 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL) for 58 ClientsAndServers-PT-N5000P0-CTLFireability-14
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-14
lola: result : false
lola: markings : 250001
lola: fired transitions : 500000
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 53 (type EXCL) for 52 ClientsAndServers-PT-N5000P0-CTLFireability-12
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-12
lola: result : true
lola: markings : 250001
lola: fired transitions : 629999
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 50 (type EXCL) for 45 ClientsAndServers-PT-N5000P0-CTLFireability-11
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-11
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 ClientsAndServers-PT-N5000P0-CTLFireability-10
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 3/239 11/32 ClientsAndServers-PT-N5000P0-CTLFireability-10 2224343 m, 444868 m/sec, 4368607 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 8/239 24/32 ClientsAndServers-PT-N5000P0-CTLFireability-10 4684243 m, 491980 m/sec, 9288283 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 ClientsAndServers-PT-N5000P0-CTLFireability-08
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/255 8/32 ClientsAndServers-PT-N5000P0-CTLFireability-08 1749953 m, 349990 m/sec, 5072664 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/255 25/32 ClientsAndServers-PT-N5000P0-CTLFireability-08 5452489 m, 740507 m/sec, 9323785 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 29 ClientsAndServers-PT-N5000P0-CTLFireability-07
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/273 23/32 ClientsAndServers-PT-N5000P0-CTLFireability-07 5045704 m, 1009140 m/sec, 5045965 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 22 ClientsAndServers-PT-N5000P0-CTLFireability-06
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/295 16/32 ClientsAndServers-PT-N5000P0-CTLFireability-06 3468540 m, 693708 m/sec, 5155380 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/295 31/32 ClientsAndServers-PT-N5000P0-CTLFireability-06 6685680 m, 643428 m/sec, 9980725 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 ClientsAndServers-PT-N5000P0-CTLFireability-05
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-05
lola: result : true
lola: markings : 529992
lola: fired transitions : 779991
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 17 (type EXCL) for 16 ClientsAndServers-PT-N5000P0-CTLFireability-04
lola: time limit : 353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 4/353 19/32 ClientsAndServers-PT-N5000P0-CTLFireability-04 3911465 m, 782293 m/sec, 3911894 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 9 (type EXCL) for 6 ClientsAndServers-PT-N5000P0-CTLFireability-02
lola: time limit : 391 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-02
lola: result : true
lola: markings : 270001
lola: fired transitions : 289997
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 4 (type EXCL) for 3 ClientsAndServers-PT-N5000P0-CTLFireability-01
lola: time limit : 440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/440 10/32 ClientsAndServers-PT-N5000P0-CTLFireability-01 2033365 m, 406673 m/sec, 5052379 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/440 19/32 ClientsAndServers-PT-N5000P0-CTLFireability-01 4145499 m, 422426 m/sec, 10332208 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/440 29/32 ClientsAndServers-PT-N5000P0-CTLFireability-01 6221056 m, 415111 m/sec, 15521034 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 22 ClientsAndServers-PT-N5000P0-CTLFireability-06
lola: time limit : 500 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 6 ClientsAndServers-PT-N5000P0-CTLFireability-02
lola: time limit : 584 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/584 15/32 ClientsAndServers-PT-N5000P0-CTLFireability-02 3317890 m, 663578 m/sec, 5226956 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/584 27/32 ClientsAndServers-PT-N5000P0-CTLFireability-02 6164474 m, 569316 m/sec, 9871872 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 55 ClientsAndServers-PT-N5000P0-CTLFireability-13
lola: time limit : 698 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 5/698 22/32 ClientsAndServers-PT-N5000P0-CTLFireability-13 4756425 m, 951285 m/sec, 4756891 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 29 ClientsAndServers-PT-N5000P0-CTLFireability-07
lola: time limit : 870 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 1 0 2 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/870 18/32 ClientsAndServers-PT-N5000P0-CTLFireability-07 4067021 m, 813404 m/sec, 4118661 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 45 ClientsAndServers-PT-N5000P0-CTLFireability-11
lola: time limit : 1156 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/1156 21/32 ClientsAndServers-PT-N5000P0-CTLFireability-11 4828463 m, 965692 m/sec, 7162170 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 ClientsAndServers-PT-N5000P0-CTLFireability-09
lola: time limit : 1730 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-09
lola: result : false
lola: markings : 90003
lola: fired transitions : 90004
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 ClientsAndServers-PT-N5000P0-CTLFireability-03
lola: time limit : 3459 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 4/3459 6/32 ClientsAndServers-PT-N5000P0-CTLFireability-03 1285459 m, 257091 m/sec, 4587569 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 9/3459 11/32 ClientsAndServers-PT-N5000P0-CTLFireability-03 2618681 m, 266644 m/sec, 9036647 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 14/3459 16/32 ClientsAndServers-PT-N5000P0-CTLFireability-03 3710925 m, 218448 m/sec, 13248920 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 19/3459 21/32 ClientsAndServers-PT-N5000P0-CTLFireability-03 4850705 m, 227956 m/sec, 17574561 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 24/3459 25/32 ClientsAndServers-PT-N5000P0-CTLFireability-03 6069686 m, 243796 m/sec, 21471805 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 29/3459 31/32 ClientsAndServers-PT-N5000P0-CTLFireability-03 7336458 m, 253354 m/sec, 25385548 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for ClientsAndServers-PT-N5000P0-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ 0 0 0 0 2 0 2 0
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N5000P0-CTLFireability-00: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-01: CTL unknown AGGR
ClientsAndServers-PT-N5000P0-CTLFireability-02: CONJ unknown CONJ
ClientsAndServers-PT-N5000P0-CTLFireability-03: CTL unknown AGGR
ClientsAndServers-PT-N5000P0-CTLFireability-04: CTL unknown AGGR
ClientsAndServers-PT-N5000P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-06: DISJ unknown DISJ
ClientsAndServers-PT-N5000P0-CTLFireability-07: CONJ unknown CONJ
ClientsAndServers-PT-N5000P0-CTLFireability-08: CTL unknown AGGR
ClientsAndServers-PT-N5000P0-CTLFireability-09: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-10: CTL unknown AGGR
ClientsAndServers-PT-N5000P0-CTLFireability-11: DISJ unknown DISJ
ClientsAndServers-PT-N5000P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-13: CTL unknown AGGR
ClientsAndServers-PT-N5000P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N5000P0-CTLFireability-15: CTL unknown AGGR
Time elapsed: 175 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ClientsAndServers-PT-N5000P0"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ClientsAndServers-PT-N5000P0, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397900354"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ClientsAndServers-PT-N5000P0.tgz
mv ClientsAndServers-PT-N5000P0 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;