About the Execution of LoLa+red for ClientsAndServers-PT-N0500P0
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2612.796 | 137454.00 | 126388.00 | 882.90 | ?????TTTTT??TTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397800330.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ClientsAndServers-PT-N0500P0, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397800330
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 376K
-rw-r--r-- 1 mcc users 6.5K Feb 26 13:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 26 13:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 13:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Feb 26 13:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Feb 26 13:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Feb 26 13:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 26 13:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 30K Feb 26 13:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.1K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-00
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-01
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-02
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-03
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-04
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-05
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-06
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-07
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-08
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-09
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-10
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-11
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-12
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-13
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-14
FORMULA_NAME ClientsAndServers-PT-N0500P0-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678270690388
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ClientsAndServers-PT-N0500P0
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 10:18:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 10:18:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 10:18:13] [INFO ] Load time of PNML (sax parser for PT used): 46 ms
[2023-03-08 10:18:13] [INFO ] Transformed 25 places.
[2023-03-08 10:18:13] [INFO ] Transformed 18 transitions.
[2023-03-08 10:18:13] [INFO ] Parsed PT model containing 25 places and 18 transitions and 54 arcs in 188 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Support contains 24 out of 25 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Applied a total of 0 rules in 21 ms. Remains 25 /25 variables (removed 0) and now considering 18/18 (removed 0) transitions.
// Phase 1: matrix 18 rows 25 cols
[2023-03-08 10:18:13] [INFO ] Computed 8 place invariants in 8 ms
[2023-03-08 10:18:14] [INFO ] Implicit Places using invariants in 286 ms returned []
[2023-03-08 10:18:14] [INFO ] Invariant cache hit.
[2023-03-08 10:18:14] [INFO ] Implicit Places using invariants and state equation in 112 ms returned []
Implicit Place search using SMT with State Equation took 464 ms to find 0 implicit places.
[2023-03-08 10:18:14] [INFO ] Invariant cache hit.
[2023-03-08 10:18:14] [INFO ] Dead Transitions using invariants and state equation in 94 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 587 ms. Remains : 25/25 places, 18/18 transitions.
Support contains 24 out of 25 places after structural reductions.
[2023-03-08 10:18:14] [INFO ] Flatten gal took : 34 ms
[2023-03-08 10:18:14] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:18:14] [INFO ] Input system was already deterministic with 18 transitions.
Incomplete random walk after 12005 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=203 ) properties (out of 33) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=11 ) properties (out of 28) seen :21
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=17 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 6) seen :2
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-08 10:18:15] [INFO ] Invariant cache hit.
[2023-03-08 10:18:15] [INFO ] [Real]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-08 10:18:15] [INFO ] [Real]Absence check using 5 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-08 10:18:15] [INFO ] After 43ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:2
[2023-03-08 10:18:15] [INFO ] After 75ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 10:18:15] [INFO ] After 246ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 10:18:15] [INFO ] [Nat]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-08 10:18:15] [INFO ] [Nat]Absence check using 5 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-08 10:18:15] [INFO ] After 38ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-08 10:18:15] [INFO ] After 62ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 22 ms.
[2023-03-08 10:18:15] [INFO ] After 171ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Fused 4 Parikh solutions to 3 different solutions.
Finished Parikh walk after 50 steps, including 0 resets, run visited all 4 properties in 6 ms. (steps per millisecond=8 )
Parikh walk visited 4 properties in 8 ms.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 18 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 16
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 20 transition count 15
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 9 place count 19 transition count 15
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 9 place count 19 transition count 13
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 13 place count 17 transition count 13
Applied a total of 13 rules in 20 ms. Remains 17 /25 variables (removed 8) and now considering 13/18 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 17/25 places, 13/18 transitions.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 13 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 2 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 3 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Applied a total of 0 rules in 0 ms. Remains 25 /25 variables (removed 0) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/25 places, 18/18 transitions.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 3 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 2 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:15] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 21 transition count 14
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 13 place count 17 transition count 13
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 14 place count 16 transition count 13
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 14 place count 16 transition count 11
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 18 place count 14 transition count 11
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 22 place count 12 transition count 9
Applied a total of 22 rules in 12 ms. Remains 12 /25 variables (removed 13) and now considering 9/18 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 12/25 places, 9/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 2 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 2 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 2 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 24 transition count 18
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 1 place count 24 transition count 17
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 3 place count 23 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 5 place count 22 transition count 16
Applied a total of 5 rules in 10 ms. Remains 22 /25 variables (removed 3) and now considering 16/18 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 22/25 places, 16/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 24 transition count 18
Applied a total of 1 rules in 2 ms. Remains 24 /25 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 24/25 places, 18/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 21 transition count 14
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 13 place count 17 transition count 13
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 14 place count 16 transition count 13
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 14 place count 16 transition count 10
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 20 place count 13 transition count 10
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 26 place count 10 transition count 7
Applied a total of 26 rules in 12 ms. Remains 10 /25 variables (removed 15) and now considering 7/18 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 10/25 places, 7/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 3 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 21 transition count 12
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 16 place count 15 transition count 12
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 16 place count 15 transition count 11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 18 place count 14 transition count 11
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 26 place count 10 transition count 7
Applied a total of 26 rules in 10 ms. Remains 10 /25 variables (removed 15) and now considering 7/18 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 10/25 places, 7/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 21 transition count 12
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 16 place count 15 transition count 12
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 16 place count 15 transition count 10
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 20 place count 13 transition count 10
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 28 place count 9 transition count 6
Applied a total of 28 rules in 10 ms. Remains 9 /25 variables (removed 16) and now considering 6/18 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 9/25 places, 6/18 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:18:16] [INFO ] Input system was already deterministic with 6 transitions.
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:18:16] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:18:16] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-08 10:18:16] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25 places, 18 transitions and 54 arcs took 1 ms.
Total runtime 2784 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ClientsAndServers-PT-N0500P0
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0500P0-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678270827842
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 29 (type EXCL) for 28 ClientsAndServers-PT-N0500P0-CTLFireability-08
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 53 (type FNDP) for 18 ClientsAndServers-PT-N0500P0-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 18 ClientsAndServers-PT-N0500P0-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SRCH) for 18 ClientsAndServers-PT-N0500P0-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SRCH) for ClientsAndServers-PT-N0500P0-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for ClientsAndServers-PT-N0500P0-CTLFireability-06
lola: result : true
lola: fired transitions : 3999
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for ClientsAndServers-PT-N0500P0-CTLFireability-06 (obsolete)
lola: FINISHED task # 54 (type EQUN) for ClientsAndServers-PT-N0500P0-CTLFireability-06
lola: result : unknown
lola: FINISHED task # 29 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-08
lola: result : true
lola: markings : 4023001
lola: fired transitions : 4023000
lola: time used : 4.000000
lola: memory pages used : 19
lola: LAUNCH task # 44 (type EXCL) for 43 ClientsAndServers-PT-N0500P0-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-13
lola: result : true
lola: markings : 25000
lola: fired transitions : 24999
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ClientsAndServers-PT-N0500P0-CTLFireability-11
lola: time limit : 276 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 1/276 2/32 ClientsAndServers-PT-N0500P0-CTLFireability-11 344806 m, 68961 m/sec, 834840 t fired, .
Time elapsed: 5 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 6/276 9/32 ClientsAndServers-PT-N0500P0-CTLFireability-11 2109701 m, 352979 m/sec, 6643660 t fired, .
Time elapsed: 10 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 11/276 16/32 ClientsAndServers-PT-N0500P0-CTLFireability-11 3719105 m, 321880 m/sec, 12371937 t fired, .
Time elapsed: 15 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 16/276 23/32 ClientsAndServers-PT-N0500P0-CTLFireability-11 5303918 m, 316962 m/sec, 17890655 t fired, .
Time elapsed: 20 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 21/276 29/32 ClientsAndServers-PT-N0500P0-CTLFireability-11 6767261 m, 292668 m/sec, 23423162 t fired, .
Time elapsed: 25 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 ClientsAndServers-PT-N0500P0-CTLFireability-09
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-09
lola: result : true
lola: markings : 25000
lola: fired transitions : 24999
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ClientsAndServers-PT-N0500P0-CTLFireability-07
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-07
lola: result : true
lola: markings : 25001
lola: fired transitions : 25000
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ClientsAndServers-PT-N0500P0-CTLFireability-05
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-05
lola: result : true
lola: markings : 7001
lola: fired transitions : 7004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ClientsAndServers-PT-N0500P0-CTLFireability-04
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/396 9/32 ClientsAndServers-PT-N0500P0-CTLFireability-04 1888705 m, 377741 m/sec, 6498259 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/396 18/32 ClientsAndServers-PT-N0500P0-CTLFireability-04 3954191 m, 413097 m/sec, 13697719 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/396 27/32 ClientsAndServers-PT-N0500P0-CTLFireability-04 5970612 m, 403284 m/sec, 20769432 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 ClientsAndServers-PT-N0500P0-CTLFireability-03
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/443 26/32 ClientsAndServers-PT-N0500P0-CTLFireability-03 5891280 m, 1178256 m/sec, 5915403 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ClientsAndServers-PT-N0500P0-CTLFireability-02
lola: time limit : 505 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/505 26/32 ClientsAndServers-PT-N0500P0-CTLFireability-02 5827314 m, 1165462 m/sec, 5832181 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 ClientsAndServers-PT-N0500P0-CTLFireability-01
lola: time limit : 588 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/588 12/32 ClientsAndServers-PT-N0500P0-CTLFireability-01 2619467 m, 523893 m/sec, 5451555 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/588 23/32 ClientsAndServers-PT-N0500P0-CTLFireability-01 5250566 m, 526219 m/sec, 11006062 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 ClientsAndServers-PT-N0500P0-CTLFireability-15
lola: time limit : 703 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-15
lola: result : true
lola: markings : 12001
lola: fired transitions : 12000
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 40 ClientsAndServers-PT-N0500P0-CTLFireability-12
lola: time limit : 878 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-12
lola: result : false
lola: markings : 15001
lola: fired transitions : 15000
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ClientsAndServers-PT-N0500P0-CTLFireability-00
lola: time limit : 1171 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 5/1171 11/32 ClientsAndServers-PT-N0500P0-CTLFireability-00 2738777 m, 547755 m/sec, 6535223 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 10/1171 21/32 ClientsAndServers-PT-N0500P0-CTLFireability-00 5193478 m, 490940 m/sec, 12891307 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 15/1171 29/32 ClientsAndServers-PT-N0500P0-CTLFireability-00 7463456 m, 453995 m/sec, 18996142 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 ClientsAndServers-PT-N0500P0-CTLFireability-14
lola: time limit : 1747 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-14
lola: result : true
lola: markings : 2013001
lola: fired transitions : 4028001
lola: time used : 4.000000
lola: memory pages used : 9
lola: LAUNCH task # 35 (type EXCL) for 34 ClientsAndServers-PT-N0500P0-CTLFireability-10
lola: time limit : 3491 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 1/3491 4/32 ClientsAndServers-PT-N0500P0-CTLFireability-10 734835 m, 146967 m/sec, 1552662 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 6/3491 14/32 ClientsAndServers-PT-N0500P0-CTLFireability-10 3166586 m, 486350 m/sec, 7513897 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 11/3491 23/32 ClientsAndServers-PT-N0500P0-CTLFireability-10 5394889 m, 445660 m/sec, 13527760 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 16/3491 32/32 ClientsAndServers-PT-N0500P0-CTLFireability-10 7530204 m, 427063 m/sec, 19451545 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for ClientsAndServers-PT-N0500P0-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0500P0-CTLFireability-00: AGEF unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-01: CTL unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-02: CTL unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-03: CTL unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-04: CTL unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-05: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-06: DISJ true findpath
ClientsAndServers-PT-N0500P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-08: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-09: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-10: CTL unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-11: CTL unknown AGGR
ClientsAndServers-PT-N0500P0-CTLFireability-12: EFAG true tscc_search
ClientsAndServers-PT-N0500P0-CTLFireability-13: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-14: CTL true CTL model checker
ClientsAndServers-PT-N0500P0-CTLFireability-15: EG true state space / EG
Time elapsed: 130 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ClientsAndServers-PT-N0500P0"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ClientsAndServers-PT-N0500P0, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397800330"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ClientsAndServers-PT-N0500P0.tgz
mv ClientsAndServers-PT-N0500P0 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;