About the Execution of LoLa+red for ClientsAndServers-PT-N0010P0
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2836.268 | 162152.00 | 155609.00 | 950.30 | FT?TFTT???FT?FFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397700242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ClientsAndServers-PT-N0010P0, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397700242
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 7.0K Feb 26 13:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 13:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 13:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 13:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 158K Feb 26 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 13:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 26 13:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.1K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-00
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-01
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-02
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-03
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-04
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-05
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-06
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-07
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-08
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-09
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-10
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-11
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-12
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-13
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-14
FORMULA_NAME ClientsAndServers-PT-N0010P0-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678259588332
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ClientsAndServers-PT-N0010P0
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:13:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 07:13:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:13:11] [INFO ] Load time of PNML (sax parser for PT used): 52 ms
[2023-03-08 07:13:11] [INFO ] Transformed 25 places.
[2023-03-08 07:13:11] [INFO ] Transformed 18 transitions.
[2023-03-08 07:13:11] [INFO ] Parsed PT model containing 25 places and 18 transitions and 54 arcs in 198 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Support contains 25 out of 25 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Applied a total of 0 rules in 19 ms. Remains 25 /25 variables (removed 0) and now considering 18/18 (removed 0) transitions.
// Phase 1: matrix 18 rows 25 cols
[2023-03-08 07:13:12] [INFO ] Computed 8 place invariants in 10 ms
[2023-03-08 07:13:12] [INFO ] Implicit Places using invariants in 260 ms returned []
[2023-03-08 07:13:12] [INFO ] Invariant cache hit.
[2023-03-08 07:13:12] [INFO ] Implicit Places using invariants and state equation in 91 ms returned []
Implicit Place search using SMT with State Equation took 409 ms to find 0 implicit places.
[2023-03-08 07:13:12] [INFO ] Invariant cache hit.
[2023-03-08 07:13:12] [INFO ] Dead Transitions using invariants and state equation in 70 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 501 ms. Remains : 25/25 places, 18/18 transitions.
Support contains 25 out of 25 places after structural reductions.
[2023-03-08 07:13:12] [INFO ] Flatten gal took : 32 ms
[2023-03-08 07:13:12] [INFO ] Flatten gal took : 13 ms
[2023-03-08 07:13:12] [INFO ] Input system was already deterministic with 18 transitions.
Incomplete random walk after 10019 steps, including 6 resets, run finished after 176 ms. (steps per millisecond=56 ) properties (out of 41) seen :40
Finished Best-First random walk after 28 steps, including 0 resets, run visited all 1 properties in 13 ms. (steps per millisecond=2 )
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 7 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 7 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 4 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 4 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 4 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 3 place count 22 transition count 17
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 5 place count 21 transition count 17
Applied a total of 5 rules in 12 ms. Remains 21 /25 variables (removed 4) and now considering 17/18 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 21/25 places, 17/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 4 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 4 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 17 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 17
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 5 place count 21 transition count 17
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 5 place count 21 transition count 15
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 9 place count 19 transition count 15
Applied a total of 9 rules in 7 ms. Remains 19 /25 variables (removed 6) and now considering 15/18 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 19/25 places, 15/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 3 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 3 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 17
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 5 place count 21 transition count 17
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 5 place count 21 transition count 16
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 7 place count 20 transition count 16
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 9 place count 19 transition count 15
Applied a total of 9 rules in 4 ms. Remains 19 /25 variables (removed 6) and now considering 15/18 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 19/25 places, 15/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 0 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 1 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 23 transition count 16
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 6 place count 21 transition count 16
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 10 place count 19 transition count 14
Applied a total of 10 rules in 11 ms. Remains 19 /25 variables (removed 6) and now considering 14/18 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 19/25 places, 14/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 14 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 0 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 7 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 23 transition count 17
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 22 transition count 15
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 8 place count 20 transition count 15
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 8 place count 20 transition count 12
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 14 place count 17 transition count 12
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 16 place count 16 transition count 11
Applied a total of 16 rules in 4 ms. Remains 16 /25 variables (removed 9) and now considering 11/18 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 16/25 places, 11/18 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:13:13] [INFO ] Input system was already deterministic with 11 transitions.
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Flatten gal took : 2 ms
[2023-03-08 07:13:13] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 07:13:13] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25 places, 18 transitions and 54 arcs took 1 ms.
Total runtime 1919 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ClientsAndServers-PT-N0010P0
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ClientsAndServers-PT-N0010P0-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678259750484
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 24 (type EXCL) for 15 ClientsAndServers-PT-N0010P0-CTLFireability-05
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 24 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-05
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 42 (type EXCL) for 41 ClientsAndServers-PT-N0010P0-CTLFireability-11
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 42 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-11
lola: result : true
lola: markings : 738
lola: fired transitions : 747
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 49 (type EXCL) for 44 ClientsAndServers-PT-N0010P0-CTLFireability-12
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/211 9/32 ClientsAndServers-PT-N0010P0-CTLFireability-12 1931194 m, 386238 m/sec, 4951058 t fired, .
Time elapsed: 5 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/211 18/32 ClientsAndServers-PT-N0010P0-CTLFireability-12 4067656 m, 427292 m/sec, 10535710 t fired, .
Time elapsed: 10 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/211 27/32 ClientsAndServers-PT-N0010P0-CTLFireability-12 6314477 m, 449364 m/sec, 16422896 t fired, .
Time elapsed: 15 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 1 0 0 2 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 51 ClientsAndServers-PT-N0010P0-CTLFireability-13
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-13
lola: result : true
lola: markings : 80
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 ClientsAndServers-PT-N0010P0-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-14
lola: result : false
lola: markings : 499
lola: fired transitions : 499
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 44 ClientsAndServers-PT-N0010P0-CTLFireability-12
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-12
lola: result : false
lola: markings : 12800
lola: fired transitions : 13334
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 ClientsAndServers-PT-N0010P0-CTLFireability-10
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-10
lola: result : false
lola: markings : 4630
lola: fired transitions : 6709
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 ClientsAndServers-PT-N0010P0-CTLFireability-08
lola: time limit : 298 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/298 4/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 873055 m, 174611 m/sec, 4303937 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/298 7/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 1606329 m, 146654 m/sec, 8092388 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/298 10/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 2331285 m, 144991 m/sec, 11880856 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/298 13/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 3062684 m, 146279 m/sec, 15739269 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/298 16/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 3781203 m, 143703 m/sec, 19549570 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/298 19/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 4483114 m, 140382 m/sec, 23286711 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/298 22/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 5172441 m, 137865 m/sec, 26980214 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/298 25/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 5848171 m, 135146 m/sec, 30614741 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/298 28/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 6518357 m, 134037 m/sec, 34224142 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 50/298 30/32 ClientsAndServers-PT-N0010P0-CTLFireability-08 7180062 m, 132341 m/sec, 37796324 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 29 ClientsAndServers-PT-N0010P0-CTLFireability-07
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/320 6/32 ClientsAndServers-PT-N0010P0-CTLFireability-07 1272622 m, 254524 m/sec, 5616412 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/320 11/32 ClientsAndServers-PT-N0010P0-CTLFireability-07 2516060 m, 248687 m/sec, 11328842 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/320 16/32 ClientsAndServers-PT-N0010P0-CTLFireability-07 3784292 m, 253646 m/sec, 16945106 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/320 21/32 ClientsAndServers-PT-N0010P0-CTLFireability-07 4965911 m, 236323 m/sec, 22462987 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/320 27/32 ClientsAndServers-PT-N0010P0-CTLFireability-07 6222882 m, 251394 m/sec, 27889510 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/320 31/32 ClientsAndServers-PT-N0010P0-CTLFireability-07 7353931 m, 226209 m/sec, 33234896 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ 0 2 0 0 4 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 ClientsAndServers-PT-N0010P0-CTLFireability-06
lola: time limit : 349 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-06
lola: result : true
lola: markings : 161
lola: fired transitions : 1047
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 15 ClientsAndServers-PT-N0010P0-CTLFireability-05
lola: time limit : 387 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-05
lola: result : true
lola: markings : 576713
lola: fired transitions : 1649484
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 18 (type EXCL) for 15 ClientsAndServers-PT-N0010P0-CTLFireability-05
lola: time limit : 436 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-05
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ClientsAndServers-PT-N0010P0-CTLFireability-03
lola: time limit : 498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-03
lola: result : true
lola: markings : 4930
lola: fired transitions : 7779
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ClientsAndServers-PT-N0010P0-CTLFireability-00
lola: time limit : 581 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-00
lola: result : false
lola: markings : 500
lola: fired transitions : 999
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 ClientsAndServers-PT-N0010P0-CTLFireability-15
lola: time limit : 697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-15
lola: result : true
lola: markings : 271
lola: fired transitions : 371
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 ClientsAndServers-PT-N0010P0-CTLFireability-09
lola: time limit : 872 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 3/872 7/32 ClientsAndServers-PT-N0010P0-CTLFireability-09 1491450 m, 298290 m/sec, 2074499 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 8/872 17/32 ClientsAndServers-PT-N0010P0-CTLFireability-09 3916432 m, 484996 m/sec, 6099496 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 13/872 26/32 ClientsAndServers-PT-N0010P0-CTLFireability-09 6128786 m, 442470 m/sec, 10099680 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 ClientsAndServers-PT-N0010P0-CTLFireability-01
lola: time limit : 1156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-01
lola: result : true
lola: markings : 8817
lola: fired transitions : 9698
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ClientsAndServers-PT-N0010P0-CTLFireability-04
lola: time limit : 1735 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-04
lola: result : false
lola: markings : 649
lola: fired transitions : 769
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ClientsAndServers-PT-N0010P0-CTLFireability-02
lola: time limit : 3470 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/3470 10/32 ClientsAndServers-PT-N0010P0-CTLFireability-02 2240255 m, 448051 m/sec, 5492328 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/3470 18/32 ClientsAndServers-PT-N0010P0-CTLFireability-02 4172445 m, 386438 m/sec, 10924242 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/3470 25/32 ClientsAndServers-PT-N0010P0-CTLFireability-02 5953594 m, 356229 m/sec, 16272652 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/3470 32/32 ClientsAndServers-PT-N0010P0-CTLFireability-02 7650839 m, 339449 m/sec, 21212381 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ClientsAndServers-PT-N0010P0-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0010P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-01: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-02: CTL unknown AGGR
ClientsAndServers-PT-N0010P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-05: CONJ true CONJ
ClientsAndServers-PT-N0010P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-07: CTL unknown AGGR
ClientsAndServers-PT-N0010P0-CTLFireability-08: CTL unknown AGGR
ClientsAndServers-PT-N0010P0-CTLFireability-09: CTL unknown AGGR
ClientsAndServers-PT-N0010P0-CTLFireability-10: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-12: DISJ unknown DISJ
ClientsAndServers-PT-N0010P0-CTLFireability-13: AXAG false state space /EXEF
ClientsAndServers-PT-N0010P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0010P0-CTLFireability-15: CTL true CTL model checker
Time elapsed: 155 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ClientsAndServers-PT-N0010P0"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ClientsAndServers-PT-N0010P0, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397700242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ClientsAndServers-PT-N0010P0.tgz
mv ClientsAndServers-PT-N0010P0 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;