Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397600142.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CircadianClock-PT-100000, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397600142
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 8.0K Feb 26 10:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 10:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 10:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 10:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 26 10:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Feb 26 10:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 11K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-00
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-01
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-02
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-03
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-04
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-05
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-06
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-07
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-08
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-09
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-10
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-11
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-12
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-13
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-14
FORMULA_NAME CircadianClock-PT-100000-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678249190977

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-100000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 04:19:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 04:19:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 04:19:54] [INFO ] Load time of PNML (sax parser for PT used): 155 ms
[2023-03-08 04:19:54] [INFO ] Transformed 14 places.
[2023-03-08 04:19:54] [INFO ] Transformed 16 transitions.
[2023-03-08 04:19:54] [INFO ] Parsed PT model containing 14 places and 16 transitions and 58 arcs in 270 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 42 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100001 steps, including 0 resets, run finished after 133 ms. (steps per millisecond=751 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=11 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=26 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 16) seen :0
Interrupted probabilistic random walk after 105833 steps, run timeout after 3001 ms. (steps per millisecond=35 ) properties seen :{9=1}
Probabilistic random walk after 105833 steps, saw 78540 distinct states, run finished after 3002 ms. (steps per millisecond=35 ) properties seen :1
FORMULA CircadianClock-PT-100000-ReachabilityCardinality-09 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Running SMT prover for 15 properties.
[2023-03-08 04:19:57] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
// Phase 1: matrix 14 rows 14 cols
[2023-03-08 04:19:57] [INFO ] Computed 7 place invariants in 4 ms
[2023-03-08 04:19:58] [INFO ] [Real]Absence check using 7 positive place invariants in 5 ms returned sat
[2023-03-08 04:19:58] [INFO ] After 414ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:13
[2023-03-08 04:19:58] [INFO ] [Nat]Absence check using 7 positive place invariants in 5 ms returned sat
[2023-03-08 04:19:58] [INFO ] After 128ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :12
[2023-03-08 04:19:58] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:19:58] [INFO ] After 97ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :3 sat :12
[2023-03-08 04:19:58] [INFO ] After 233ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :12
Attempting to minimize the solution found.
Minimization took 107 ms.
[2023-03-08 04:19:59] [INFO ] After 660ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :12
FORMULA CircadianClock-PT-100000-ReachabilityCardinality-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA CircadianClock-PT-100000-ReachabilityCardinality-06 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA CircadianClock-PT-100000-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 15 Parikh solutions to 11 different solutions.
FORMULA CircadianClock-PT-100000-ReachabilityCardinality-14 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 22006 ms.
Support contains 14 out of 14 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 15 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15 ms. Remains : 14/14 places, 16/16 transitions.
Incomplete random walk after 100001 steps, including 0 resets, run finished after 27 ms. (steps per millisecond=3703 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 11) seen :0
Interrupted probabilistic random walk after 145623 steps, run timeout after 3001 ms. (steps per millisecond=48 ) properties seen :{}
Probabilistic random walk after 145623 steps, saw 105410 distinct states, run finished after 3002 ms. (steps per millisecond=48 ) properties seen :0
Running SMT prover for 11 properties.
[2023-03-08 04:20:24] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 04:20:24] [INFO ] Invariant cache hit.
[2023-03-08 04:20:24] [INFO ] [Real]Absence check using 7 positive place invariants in 1 ms returned sat
[2023-03-08 04:20:24] [INFO ] After 12ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:9
[2023-03-08 04:20:24] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:20:24] [INFO ] After 4ms SMT Verify possible using 2 Read/Feed constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 04:20:24] [INFO ] After 90ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 04:20:24] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-08 04:20:25] [INFO ] After 55ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 04:20:25] [INFO ] After 62ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-08 04:20:25] [INFO ] After 173ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 85 ms.
[2023-03-08 04:20:25] [INFO ] After 401ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 0 properties in 22001 ms.
Support contains 14 out of 14 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 8 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8 ms. Remains : 14/14 places, 16/16 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2023-03-08 04:20:47] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 04:20:47] [INFO ] Invariant cache hit.
[2023-03-08 04:20:47] [INFO ] Implicit Places using invariants in 34 ms returned []
[2023-03-08 04:20:47] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 04:20:47] [INFO ] Invariant cache hit.
[2023-03-08 04:20:47] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:20:47] [INFO ] Implicit Places using invariants and state equation in 36 ms returned []
Implicit Place search using SMT with State Equation took 73 ms to find 0 implicit places.
[2023-03-08 04:20:47] [INFO ] Redundant transitions in 14 ms returned []
[2023-03-08 04:20:47] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 04:20:47] [INFO ] Invariant cache hit.
[2023-03-08 04:20:47] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 131 ms. Remains : 14/14 places, 16/16 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 14 transition count 14
Applied a total of 2 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 14/16 (removed 2) transitions.
Running SMT prover for 11 properties.
[2023-03-08 04:20:47] [INFO ] Invariant cache hit.
[2023-03-08 04:20:47] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-08 04:20:47] [INFO ] After 18ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:9
[2023-03-08 04:20:47] [INFO ] After 25ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :2 real:9
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-08 04:20:47] [INFO ] After 86ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :2 real:9
[2023-03-08 04:20:47] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-08 04:20:47] [INFO ] After 89ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 04:20:47] [INFO ] After 197ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 82 ms.
[2023-03-08 04:20:47] [INFO ] After 360ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
[2023-03-08 04:20:47] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/ReachabilityCardinality.sr.xml took 9 ms.
[2023-03-08 04:20:47] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 14 places, 16 transitions and 58 arcs took 2 ms.
[2023-03-08 04:20:48] [INFO ] Flatten gal took : 34 ms
Total runtime 54372 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CircadianClock-PT-100000
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/369
ReachabilityCardinality

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678249253433

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/369/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/369/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/369/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 44 (type EXCL) for 3 CircadianClock-PT-100000-ReachabilityCardinality-01
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 34 (type FNDP) for 3 CircadianClock-PT-100000-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 41 (type EQUN) for 3 CircadianClock-PT-100000-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 43 (type SRCH) for 3 CircadianClock-PT-100000-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-41.sara.
lola: FINISHED task # 34 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 100011
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 41 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 43 (type SRCH) for CircadianClock-PT-100000-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 44 (type EXCL) for CircadianClock-PT-100000-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 51 (type EXCL) for 12 CircadianClock-PT-100000-ReachabilityCardinality-05
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 36 (type FNDP) for 0 CircadianClock-PT-100000-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 37 (type EQUN) for 0 CircadianClock-PT-100000-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 69 (type SRCH) for 0 CircadianClock-PT-100000-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 41 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-01
lola: result : unknown
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-37.sara.
lola: FINISHED task # 36 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 39982
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 37 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 69 (type SRCH) for CircadianClock-PT-100000-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 71 (type FNDP) for 24 CircadianClock-PT-100000-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 24 CircadianClock-PT-100000-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 24 CircadianClock-PT-100000-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 37 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-00
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-82.sara.
lola: FINISHED task # 89 (type SRCH) for CircadianClock-PT-100000-ReachabilityCardinality-11
lola: result : true
lola: markings : 1163635
lola: fired transitions : 1741338
lola: time used : 3.000000
lola: memory pages used : 5
lola: CANCELED task # 71 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 82 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 61 (type FNDP) for 15 CircadianClock-PT-100000-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 15 CircadianClock-PT-100000-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type FNDP) for 18 CircadianClock-PT-100000-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-11
lola: result : unknown
lola: fired transitions : 4354051
lola: tried executions : 6
lola: time used : 3.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 82 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-11
lola: result : unknown
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-64.sara.
lola: FINISHED task # 72 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 50001
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 38 (type FNDP) for 6 CircadianClock-PT-100000-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 100015
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 54 (type FNDP) for 9 CircadianClock-PT-100000-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 9 CircadianClock-PT-100000-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-07
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-55.sara.
lola: FINISHED task # 54 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 188864
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 60 (type FNDP) for 21 CircadianClock-PT-100000-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 21 CircadianClock-PT-100000-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-74.sara.
lola: FINISHED task # 60 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 99999
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 74 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 93 (type FNDP) for 27 CircadianClock-PT-100000-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 27 CircadianClock-PT-100000-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-10
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-94.sara.
lola: FINISHED task # 93 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-13
lola: result : true
lola: fired transitions : 100000
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 94 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 101 (type FNDP) for 30 CircadianClock-PT-100000-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type EQUN) for 30 CircadianClock-PT-100000-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 94 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-13
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-102.sara.
lola: FINISHED task # 101 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 100001
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 102 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 39 (type EQUN) for 6 CircadianClock-PT-100000-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type SRCH) for 6 CircadianClock-PT-100000-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-15
lola: result : unknown
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-39.sara.
lola: FINISHED task # 38 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-02
lola: result : true
lola: fired transitions : 617787
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 39 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 66 (type SRCH) for CircadianClock-PT-100000-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 47 (type FNDP) for 12 CircadianClock-PT-100000-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 48 (type EQUN) for 12 CircadianClock-PT-100000-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SRCH) for 12 CircadianClock-PT-100000-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 39 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-02
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/369/ReachabilityCardinality-48.sara.
lola: FINISHED task # 50 (type SRCH) for CircadianClock-PT-100000-ReachabilityCardinality-05
lola: result : true
lola: markings : 14400
lola: fired transitions : 14399
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 47 (type FNDP) for CircadianClock-PT-100000-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 48 (type EQUN) for CircadianClock-PT-100000-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 51 (type EXCL) for CircadianClock-PT-100000-ReachabilityCardinality-05 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-ReachabilityCardinality-00: AG false findpath
CircadianClock-PT-100000-ReachabilityCardinality-01: AG false findpath
CircadianClock-PT-100000-ReachabilityCardinality-02: EF true findpath
CircadianClock-PT-100000-ReachabilityCardinality-04: AG false findpath
CircadianClock-PT-100000-ReachabilityCardinality-05: AG false tandem / insertion
CircadianClock-PT-100000-ReachabilityCardinality-07: AG false findpath
CircadianClock-PT-100000-ReachabilityCardinality-08: AG false findpath
CircadianClock-PT-100000-ReachabilityCardinality-10: EF true findpath
CircadianClock-PT-100000-ReachabilityCardinality-11: EF true tandem / insertion
CircadianClock-PT-100000-ReachabilityCardinality-13: AG false findpath
CircadianClock-PT-100000-ReachabilityCardinality-15: AG false findpath


Time elapsed: 4 secs. Pages in use: 8

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-100000"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CircadianClock-PT-100000, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397600142"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-100000.tgz
mv CircadianClock-PT-100000 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;