Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397600122.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CircadianClock-PT-001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397600122
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 7.0K Feb 26 10:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 10:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 10:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 10:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 26 10:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 10:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 137K Feb 26 10:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 11K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-00
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-01
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-02
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-03
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-04
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-05
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-06
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-07
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-08
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-09
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-10
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-11
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-12
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-13
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-14
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678244397079

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-001000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 03:00:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 03:00:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 03:00:00] [INFO ] Load time of PNML (sax parser for PT used): 51 ms
[2023-03-08 03:00:00] [INFO ] Transformed 14 places.
[2023-03-08 03:00:00] [INFO ] Transformed 16 transitions.
[2023-03-08 03:00:00] [INFO ] Parsed PT model containing 14 places and 16 transitions and 58 arcs in 203 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Initial state reduction rules removed 3 formulas.
FORMULA CircadianClock-PT-001000-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-001000-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-001000-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 14 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 20 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2023-03-08 03:00:00] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
// Phase 1: matrix 14 rows 14 cols
[2023-03-08 03:00:00] [INFO ] Computed 7 place invariants in 7 ms
[2023-03-08 03:00:00] [INFO ] Implicit Places using invariants in 243 ms returned []
[2023-03-08 03:00:00] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 03:00:00] [INFO ] Invariant cache hit.
[2023-03-08 03:00:00] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 03:00:00] [INFO ] Implicit Places using invariants and state equation in 72 ms returned []
Implicit Place search using SMT with State Equation took 378 ms to find 0 implicit places.
[2023-03-08 03:00:00] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 03:00:01] [INFO ] Invariant cache hit.
[2023-03-08 03:00:01] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 465 ms. Remains : 14/14 places, 16/16 transitions.
Support contains 14 out of 14 places after structural reductions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 32 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 12 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Incomplete random walk after 10018 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 38) seen :28
Finished Best-First random walk after 536 steps, including 0 resets, run visited all 10 properties in 16 ms. (steps per millisecond=33 )
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 10 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 10 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 0 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 0 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 2 ms
[2023-03-08 03:00:01] [INFO ] Input system was already deterministic with 16 transitions.
[2023-03-08 03:00:01] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:00:02] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:00:02] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-08 03:00:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 14 places, 16 transitions and 58 arcs took 1 ms.
Total runtime 1776 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CircadianClock-PT-001000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA CircadianClock-PT-001000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678244654296

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 7 (type EXCL) for 6 CircadianClock-PT-001000-CTLFireability-02
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/225 4/32 CircadianClock-PT-001000-CTLFireability-02 795565 m, 159113 m/sec, 6585577 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/225 7/32 CircadianClock-PT-001000-CTLFireability-02 1564940 m, 153875 m/sec, 13058426 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/225 10/32 CircadianClock-PT-001000-CTLFireability-02 2286342 m, 144280 m/sec, 19156367 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/225 13/32 CircadianClock-PT-001000-CTLFireability-02 2967160 m, 136163 m/sec, 24944686 t fired, .

Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/225 15/32 CircadianClock-PT-001000-CTLFireability-02 3680688 m, 142705 m/sec, 30972662 t fired, .

Time elapsed: 25 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/225 19/32 CircadianClock-PT-001000-CTLFireability-02 4440814 m, 152025 m/sec, 37271378 t fired, .

Time elapsed: 30 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/225 21/32 CircadianClock-PT-001000-CTLFireability-02 5164464 m, 144730 m/sec, 43402259 t fired, .

Time elapsed: 35 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/225 24/32 CircadianClock-PT-001000-CTLFireability-02 5887771 m, 144661 m/sec, 49511111 t fired, .

Time elapsed: 40 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/225 27/32 CircadianClock-PT-001000-CTLFireability-02 6581745 m, 138794 m/sec, 55504743 t fired, .

Time elapsed: 45 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/225 30/32 CircadianClock-PT-001000-CTLFireability-02 7266420 m, 136935 m/sec, 61437985 t fired, .

Time elapsed: 50 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for CircadianClock-PT-001000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 46 (type EXCL) for 45 CircadianClock-PT-001000-CTLFireability-14
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for CircadianClock-PT-001000-CTLFireability-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 CircadianClock-PT-001000-CTLFireability-13
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for CircadianClock-PT-001000-CTLFireability-13
lola: result : false
lola: markings : 30
lola: fired transitions : 137
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 CircadianClock-PT-001000-CTLFireability-11
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for CircadianClock-PT-001000-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 CircadianClock-PT-001000-CTLFireability-09
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for CircadianClock-PT-001000-CTLFireability-09
lola: result : true
lola: markings : 15
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 CircadianClock-PT-001000-CTLFireability-06
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/322 8/32 CircadianClock-PT-001000-CTLFireability-06 1741345 m, 348269 m/sec, 6269565 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/322 15/32 CircadianClock-PT-001000-CTLFireability-06 3439746 m, 339680 m/sec, 12399154 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/322 22/32 CircadianClock-PT-001000-CTLFireability-06 5182080 m, 348466 m/sec, 18358119 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/322 28/32 CircadianClock-PT-001000-CTLFireability-06 6809883 m, 325560 m/sec, 24144672 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 31 (type EXCL) for CircadianClock-PT-001000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 4 0 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 28 (type EXCL) for 15 CircadianClock-PT-001000-CTLFireability-05
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 1 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/352 7/32 CircadianClock-PT-001000-CTLFireability-05 1706022 m, 341204 m/sec, 6186564 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 1 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/352 14/32 CircadianClock-PT-001000-CTLFireability-05 3285719 m, 315939 m/sec, 12035971 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 1 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/352 20/32 CircadianClock-PT-001000-CTLFireability-05 4847293 m, 312314 m/sec, 17693995 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 1 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/352 26/32 CircadianClock-PT-001000-CTLFireability-05 6302689 m, 291079 m/sec, 23196308 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 1 0 4 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/352 32/32 CircadianClock-PT-001000-CTLFireability-05 7664993 m, 272460 m/sec, 28577449 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 28 (type EXCL) for CircadianClock-PT-001000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 4 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 26 (type EXCL) for 15 CircadianClock-PT-001000-CTLFireability-05
lola: time limit : 387 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for CircadianClock-PT-001000-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 CircadianClock-PT-001000-CTLFireability-04
lola: time limit : 581 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/581 6/32 CircadianClock-PT-001000-CTLFireability-04 1436842 m, 287368 m/sec, 6970872 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/581 12/32 CircadianClock-PT-001000-CTLFireability-04 2728160 m, 258263 m/sec, 13444516 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/581 17/32 CircadianClock-PT-001000-CTLFireability-04 3979023 m, 250172 m/sec, 19628241 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/581 22/32 CircadianClock-PT-001000-CTLFireability-04 5227796 m, 249754 m/sec, 25701758 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/581 26/32 CircadianClock-PT-001000-CTLFireability-04 6389671 m, 232375 m/sec, 31556566 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/581 31/32 CircadianClock-PT-001000-CTLFireability-04 7462706 m, 214607 m/sec, 37229335 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 13 (type EXCL) for CircadianClock-PT-001000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 51 (type EXCL) for 3 CircadianClock-PT-001000-CTLFireability-01
lola: time limit : 691 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 5/691 8/32 CircadianClock-PT-001000-CTLFireability-01 2047043 m, 409408 m/sec, 7160058 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 10/691 15/32 CircadianClock-PT-001000-CTLFireability-01 3935391 m, 377669 m/sec, 13852609 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 15/691 21/32 CircadianClock-PT-001000-CTLFireability-01 5706320 m, 354185 m/sec, 20147211 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 20/691 28/32 CircadianClock-PT-001000-CTLFireability-01 7454114 m, 349558 m/sec, 26379252 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 51 (type EXCL) for CircadianClock-PT-001000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 49 (type EXCL) for 48 CircadianClock-PT-001000-CTLFireability-15
lola: time limit : 857 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for CircadianClock-PT-001000-CTLFireability-15
lola: result : true
lola: markings : 5
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 CircadianClock-PT-001000-CTLFireability-00
lola: time limit : 1143 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1143 6/32 CircadianClock-PT-001000-CTLFireability-00 1239063 m, 247812 m/sec, 7528623 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1143 10/32 CircadianClock-PT-001000-CTLFireability-00 2409435 m, 234074 m/sec, 14726095 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1143 15/32 CircadianClock-PT-001000-CTLFireability-00 3528087 m, 223730 m/sec, 21643046 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1143 19/32 CircadianClock-PT-001000-CTLFireability-00 4660454 m, 226473 m/sec, 28552109 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1143 24/32 CircadianClock-PT-001000-CTLFireability-00 5761339 m, 220177 m/sec, 35344520 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1143 28/32 CircadianClock-PT-001000-CTLFireability-00 6808127 m, 209357 m/sec, 41971557 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1143 32/32 CircadianClock-PT-001000-CTLFireability-00 7856498 m, 209674 m/sec, 48553948 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for CircadianClock-PT-001000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 34 (type EXCL) for 33 CircadianClock-PT-001000-CTLFireability-08
lola: time limit : 1695 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for CircadianClock-PT-001000-CTLFireability-08
lola: result : true
lola: markings : 28
lola: fired transitions : 231
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 CircadianClock-PT-001000-CTLFireability-03
lola: time limit : 3390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3390 5/32 CircadianClock-PT-001000-CTLFireability-03 1169611 m, 233922 m/sec, 6292666 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/3390 10/32 CircadianClock-PT-001000-CTLFireability-03 2304404 m, 226958 m/sec, 12570968 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/3390 14/32 CircadianClock-PT-001000-CTLFireability-03 3381280 m, 215375 m/sec, 18559998 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/3390 19/32 CircadianClock-PT-001000-CTLFireability-03 4509581 m, 225660 m/sec, 24596729 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/3390 23/32 CircadianClock-PT-001000-CTLFireability-03 5602224 m, 218528 m/sec, 30654176 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/3390 27/32 CircadianClock-PT-001000-CTLFireability-03 6615358 m, 202626 m/sec, 36577923 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/3390 31/32 CircadianClock-PT-001000-CTLFireability-03 7606712 m, 198270 m/sec, 42397392 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for CircadianClock-PT-001000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 5 0 1 2
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-00: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-01: EFAG unknown AGGR
CircadianClock-PT-001000-CTLFireability-02: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-03: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-04: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-05: DISJ unknown DISJ
CircadianClock-PT-001000-CTLFireability-06: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 250 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CircadianClock-PT-001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397600122"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;