About the Execution of LoLa+red for CircadianClock-PT-000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6627.056 | 361108.00 | 355070.00 | 1378.00 | ???????TFFFTFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397600114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CircadianClock-PT-000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397600114
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 6.7K Feb 26 10:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 10:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 10:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 10:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Feb 26 10:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 26 10:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 11K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-00
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-01
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-02
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-03
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-04
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-05
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-06
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-07
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-08
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-09
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-10
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-11
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-12
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-13
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-14
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678244023874
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-000100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 02:53:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 02:53:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 02:53:46] [INFO ] Load time of PNML (sax parser for PT used): 52 ms
[2023-03-08 02:53:46] [INFO ] Transformed 14 places.
[2023-03-08 02:53:46] [INFO ] Transformed 16 transitions.
[2023-03-08 02:53:46] [INFO ] Parsed PT model containing 14 places and 16 transitions and 58 arcs in 191 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Initial state reduction rules removed 2 formulas.
FORMULA CircadianClock-PT-000100-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircadianClock-PT-000100-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 14 out of 14 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 20 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
[2023-03-08 02:53:46] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
// Phase 1: matrix 14 rows 14 cols
[2023-03-08 02:53:46] [INFO ] Computed 7 place invariants in 5 ms
[2023-03-08 02:53:47] [INFO ] Implicit Places using invariants in 210 ms returned []
[2023-03-08 02:53:47] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 02:53:47] [INFO ] Invariant cache hit.
[2023-03-08 02:53:47] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 02:53:47] [INFO ] Implicit Places using invariants and state equation in 69 ms returned []
Implicit Place search using SMT with State Equation took 338 ms to find 0 implicit places.
[2023-03-08 02:53:47] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 02:53:47] [INFO ] Invariant cache hit.
[2023-03-08 02:53:47] [INFO ] Dead Transitions using invariants and state equation in 44 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 406 ms. Remains : 14/14 places, 16/16 transitions.
Support contains 14 out of 14 places after structural reductions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 20 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 10 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Incomplete random walk after 10016 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 33) seen :25
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 8) seen :7
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 02:53:47] [INFO ] Flow matrix only has 14 transitions (discarded 2 similar events)
[2023-03-08 02:53:47] [INFO ] Invariant cache hit.
[2023-03-08 02:53:47] [INFO ] [Real]Absence check using 7 positive place invariants in 4 ms returned sat
[2023-03-08 02:53:47] [INFO ] After 64ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 14 simplifications.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 5 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 5 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 4 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 0 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 0 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 0 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:47] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:48] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:48] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:48] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:53:48] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 2 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 2 ms
[2023-03-08 02:53:48] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 14/14 places, 16/16 transitions.
Applied a total of 0 rules in 1 ms. Remains 14 /14 variables (removed 0) and now considering 16/16 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 14/14 places, 16/16 transitions.
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 1 ms
[2023-03-08 02:53:48] [INFO ] Input system was already deterministic with 16 transitions.
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:48] [INFO ] Flatten gal took : 3 ms
[2023-03-08 02:53:48] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-08 02:53:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 14 places, 16 transitions and 58 arcs took 0 ms.
Total runtime 1693 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CircadianClock-PT-000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA CircadianClock-PT-000100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678244384982
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 35 (type EXCL) for 26 CircadianClock-PT-000100-CTLFireability-06
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 35 (type EXCL) for CircadianClock-PT-000100-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 CircadianClock-PT-000100-CTLFireability-08
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 41 (type EXCL) for CircadianClock-PT-000100-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 49 CircadianClock-PT-000100-CTLFireability-12
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 58 (type EXCL) for CircadianClock-PT-000100-CTLFireability-12
lola: result : true
lola: markings : 100
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 47 (type EXCL) for 46 CircadianClock-PT-000100-CTLFireability-11
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 47 (type EXCL) for CircadianClock-PT-000100-CTLFireability-11
lola: result : true
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 26 CircadianClock-PT-000100-CTLFireability-06
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/257 5/32 CircadianClock-PT-000100-CTLFireability-06 1114258 m, 222851 m/sec, 6487505 t fired, .
Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/257 9/32 CircadianClock-PT-000100-CTLFireability-06 2067404 m, 190629 m/sec, 12399920 t fired, .
Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/257 13/32 CircadianClock-PT-000100-CTLFireability-06 2980176 m, 182554 m/sec, 18146801 t fired, .
Time elapsed: 15 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/257 16/32 CircadianClock-PT-000100-CTLFireability-06 3859741 m, 175913 m/sec, 23738341 t fired, .
Time elapsed: 20 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/257 19/32 CircadianClock-PT-000100-CTLFireability-06 4709625 m, 169976 m/sec, 29167726 t fired, .
Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/257 23/32 CircadianClock-PT-000100-CTLFireability-06 5560728 m, 170220 m/sec, 34570516 t fired, .
Time elapsed: 30 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/257 26/32 CircadianClock-PT-000100-CTLFireability-06 6384797 m, 164813 m/sec, 39892964 t fired, .
Time elapsed: 35 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 1 0 4 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/257 29/32 CircadianClock-PT-000100-CTLFireability-06 7188905 m, 160821 m/sec, 45121600 t fired, .
Time elapsed: 40 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 29 (type EXCL) for CircadianClock-PT-000100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 1 0 0 4 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 56 (type EXCL) for 55 CircadianClock-PT-000100-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for CircadianClock-PT-000100-CTLFireability-15
lola: result : false
lola: markings : 10
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 CircadianClock-PT-000100-CTLFireability-10
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for CircadianClock-PT-000100-CTLFireability-10
lola: result : false
lola: markings : 9
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 26 CircadianClock-PT-000100-CTLFireability-06
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for CircadianClock-PT-000100-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 CircadianClock-PT-000100-CTLFireability-05
lola: time limit : 355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/355 5/32 CircadianClock-PT-000100-CTLFireability-05 1140700 m, 228140 m/sec, 5819030 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/355 9/32 CircadianClock-PT-000100-CTLFireability-05 2171356 m, 206131 m/sec, 11374449 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/355 13/32 CircadianClock-PT-000100-CTLFireability-05 3152864 m, 196301 m/sec, 16735368 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/355 17/32 CircadianClock-PT-000100-CTLFireability-05 4102169 m, 189861 m/sec, 21964156 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/355 21/32 CircadianClock-PT-000100-CTLFireability-05 5039155 m, 187397 m/sec, 27125028 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/355 25/32 CircadianClock-PT-000100-CTLFireability-05 5968145 m, 185798 m/sec, 32265920 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/355 28/32 CircadianClock-PT-000100-CTLFireability-05 6856498 m, 177670 m/sec, 37235675 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/355 32/32 CircadianClock-PT-000100-CTLFireability-05 7743616 m, 177423 m/sec, 42213673 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 24 (type EXCL) for CircadianClock-PT-000100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 21 (type EXCL) for 16 CircadianClock-PT-000100-CTLFireability-04
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for CircadianClock-PT-000100-CTLFireability-04
lola: result : true
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 16 CircadianClock-PT-000100-CTLFireability-04
lola: time limit : 438 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/438 6/32 CircadianClock-PT-000100-CTLFireability-04 1294068 m, 258813 m/sec, 7384600 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/438 10/32 CircadianClock-PT-000100-CTLFireability-04 2392175 m, 219621 m/sec, 13960249 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/438 14/32 CircadianClock-PT-000100-CTLFireability-04 3434034 m, 208371 m/sec, 20234645 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/438 18/32 CircadianClock-PT-000100-CTLFireability-04 4460486 m, 205290 m/sec, 26454161 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/438 22/32 CircadianClock-PT-000100-CTLFireability-04 5445357 m, 196974 m/sec, 32476612 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/438 26/32 CircadianClock-PT-000100-CTLFireability-04 6412831 m, 193494 m/sec, 38391533 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/438 30/32 CircadianClock-PT-000100-CTLFireability-04 7361371 m, 189708 m/sec, 44199168 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 19 (type EXCL) for CircadianClock-PT-000100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 11 (type EXCL) for 10 CircadianClock-PT-000100-CTLFireability-02
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/495 6/32 CircadianClock-PT-000100-CTLFireability-02 1255380 m, 251076 m/sec, 7099699 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/495 10/32 CircadianClock-PT-000100-CTLFireability-02 2307803 m, 210484 m/sec, 13370166 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/495 14/32 CircadianClock-PT-000100-CTLFireability-02 3301532 m, 198745 m/sec, 19346779 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/495 18/32 CircadianClock-PT-000100-CTLFireability-02 4270198 m, 193733 m/sec, 25175962 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/495 21/32 CircadianClock-PT-000100-CTLFireability-02 5205329 m, 187026 m/sec, 30861543 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/495 25/32 CircadianClock-PT-000100-CTLFireability-02 6140008 m, 186935 m/sec, 36559948 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/495 29/32 CircadianClock-PT-000100-CTLFireability-02 7063188 m, 184636 m/sec, 42194362 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 11 (type EXCL) for CircadianClock-PT-000100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 5 (type EXCL) for 0 CircadianClock-PT-000100-CTLFireability-00
lola: time limit : 571 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 5/571 7/32 CircadianClock-PT-000100-CTLFireability-00 1518812 m, 303762 m/sec, 7855533 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 10/571 12/32 CircadianClock-PT-000100-CTLFireability-00 2772681 m, 250773 m/sec, 14707376 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 15/571 16/32 CircadianClock-PT-000100-CTLFireability-00 3950687 m, 235601 m/sec, 21196166 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 20/571 21/32 CircadianClock-PT-000100-CTLFireability-00 5079643 m, 225791 m/sec, 27487026 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 25/571 25/32 CircadianClock-PT-000100-CTLFireability-00 6176736 m, 219418 m/sec, 33629731 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 30/571 30/32 CircadianClock-PT-000100-CTLFireability-00 7257234 m, 216099 m/sec, 39681755 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 5 (type EXCL) for CircadianClock-PT-000100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 3 (type EXCL) for 0 CircadianClock-PT-000100-CTLFireability-00
lola: time limit : 679 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 5/679 5/32 CircadianClock-PT-000100-CTLFireability-00 1130182 m, 226036 m/sec, 6363054 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 10/679 9/32 CircadianClock-PT-000100-CTLFireability-00 2127260 m, 199415 m/sec, 12289019 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 15/679 13/32 CircadianClock-PT-000100-CTLFireability-00 3061398 m, 186827 m/sec, 17896365 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 20/679 17/32 CircadianClock-PT-000100-CTLFireability-00 3980109 m, 183742 m/sec, 23419585 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 25/679 20/32 CircadianClock-PT-000100-CTLFireability-00 4888369 m, 181652 m/sec, 28930701 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 30/679 24/32 CircadianClock-PT-000100-CTLFireability-00 5758540 m, 174034 m/sec, 34237949 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 35/679 27/32 CircadianClock-PT-000100-CTLFireability-00 6605777 m, 169447 m/sec, 39411977 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 40/679 30/32 CircadianClock-PT-000100-CTLFireability-00 7438584 m, 166561 m/sec, 44495999 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 3 (type EXCL) for CircadianClock-PT-000100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 14 (type EXCL) for 13 CircadianClock-PT-000100-CTLFireability-03
lola: time limit : 837 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/837 5/32 CircadianClock-PT-000100-CTLFireability-03 1045307 m, 209061 m/sec, 7393669 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/837 8/32 CircadianClock-PT-000100-CTLFireability-03 1976400 m, 186218 m/sec, 14274213 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/837 12/32 CircadianClock-PT-000100-CTLFireability-03 2860404 m, 176800 m/sec, 20861730 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/837 16/32 CircadianClock-PT-000100-CTLFireability-03 3729252 m, 173769 m/sec, 27354991 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/837 19/32 CircadianClock-PT-000100-CTLFireability-03 4563948 m, 166939 m/sec, 33633803 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/837 22/32 CircadianClock-PT-000100-CTLFireability-03 5380060 m, 163222 m/sec, 39758541 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/837 25/32 CircadianClock-PT-000100-CTLFireability-03 6182268 m, 160441 m/sec, 45822292 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/837 29/32 CircadianClock-PT-000100-CTLFireability-03 6952209 m, 153988 m/sec, 51669228 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/837 32/32 CircadianClock-PT-000100-CTLFireability-03 7705741 m, 150706 m/sec, 57412447 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 14 (type EXCL) for CircadianClock-PT-000100-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 53 (type EXCL) for 52 CircadianClock-PT-000100-CTLFireability-13
lola: time limit : 1100 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for CircadianClock-PT-000100-CTLFireability-13
lola: result : false
lola: markings : 12
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 CircadianClock-PT-000100-CTLFireability-01
lola: time limit : 1650 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/1650 4/32 CircadianClock-PT-000100-CTLFireability-01 871414 m, 174282 m/sec, 6830476 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/1650 7/32 CircadianClock-PT-000100-CTLFireability-01 1684072 m, 162531 m/sec, 13368250 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/1650 10/32 CircadianClock-PT-000100-CTLFireability-01 2444110 m, 152007 m/sec, 19522038 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/1650 13/32 CircadianClock-PT-000100-CTLFireability-01 3179269 m, 147031 m/sec, 25492255 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/1650 16/32 CircadianClock-PT-000100-CTLFireability-01 3865697 m, 137285 m/sec, 31078932 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 30/1650 19/32 CircadianClock-PT-000100-CTLFireability-01 4554958 m, 137852 m/sec, 36689663 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 35/1650 22/32 CircadianClock-PT-000100-CTLFireability-01 5231095 m, 135227 m/sec, 42196311 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 40/1650 24/32 CircadianClock-PT-000100-CTLFireability-01 5908215 m, 135424 m/sec, 47734162 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 45/1650 27/32 CircadianClock-PT-000100-CTLFireability-01 6614563 m, 141269 m/sec, 53514678 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 50/1650 30/32 CircadianClock-PT-000100-CTLFireability-01 7308035 m, 138694 m/sec, 59215561 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 8 (type EXCL) for CircadianClock-PT-000100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 3 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 38 (type EXCL) for 37 CircadianClock-PT-000100-CTLFireability-07
lola: time limit : 3245 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for CircadianClock-PT-000100-CTLFireability-07
lola: result : true
lola: markings : 12
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-00: CONJ unknown CONJ
CircadianClock-PT-000100-CTLFireability-01: CTL unknown AGGR
CircadianClock-PT-000100-CTLFireability-02: CTL unknown AGGR
CircadianClock-PT-000100-CTLFireability-03: CTL unknown AGGR
CircadianClock-PT-000100-CTLFireability-04: CONJ unknown CONJ
CircadianClock-PT-000100-CTLFireability-05: CTL unknown AGGR
CircadianClock-PT-000100-CTLFireability-06: DISJ unknown DISJ
CircadianClock-PT-000100-CTLFireability-07: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
Time elapsed: 355 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CircadianClock-PT-000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397600114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-000100.tgz
mv CircadianClock-PT-000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;