fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r071-smll-167814397500034
Last Updated
May 14, 2023

About the Execution of LoLa+red for CSRepetitions-COL-07

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
5137.363 390468.00 386577.00 1588.20 TTFF?F?F??TTFTF? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397500034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CSRepetitions-COL-07, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397500034
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 532K
-rw-r--r-- 1 mcc users 9.0K Feb 25 12:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 25 12:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 12:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 12:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 12:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 12:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 12:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Feb 25 12:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-00
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-01
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-02
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-03
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-04
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-05
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-06
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-07
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-08
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-09
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-10
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-11
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-12
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-13
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-14
FORMULA_NAME CSRepetitions-COL-07-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678223447294

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-COL-07
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-07 21:10:50] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-07 21:10:50] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-07 21:10:50] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-07 21:10:50] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-07 21:10:50] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 625 ms
[2023-03-07 21:10:51] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 498 PT places and 833.0 transition bindings in 134 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 21 ms.
[2023-03-07 21:10:51] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 15 arcs in 6 ms.
[2023-03-07 21:10:51] [INFO ] Skeletonized 16 HLPN properties in 4 ms.
Computed a total of 0 stabilizing places and 1 stable transitions
Remains 3 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 1 stable transitions
Finished random walk after 193 steps, including 2 resets, run visited all 5 properties in 10 ms. (steps per millisecond=19 )
[2023-03-07 21:10:51] [INFO ] Flatten gal took : 16 ms
[2023-03-07 21:10:51] [INFO ] Flatten gal took : 3 ms
Transition Send_Answer forces synchronizations/join behavior on parameter c of sort Client
Symmetric sort wr.t. initial and guards and successors and join/free detected :Server
Symmetric sort wr.t. initial detected :Server
Symmetric sort wr.t. initial and guards detected :Server
Applying symmetric unfolding of full symmetric sort :Server domain size was 7
[2023-03-07 21:10:51] [INFO ] Unfolded HLPN to a Petri net with 198 places and 245 transitions 735 arcs in 22 ms.
[2023-03-07 21:10:51] [INFO ] Unfolded 16 HLPN properties in 3 ms.
Support contains 198 out of 198 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 13 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
// Phase 1: matrix 245 rows 198 cols
[2023-03-07 21:10:51] [INFO ] Computed 50 place invariants in 26 ms
[2023-03-07 21:10:51] [INFO ] Implicit Places using invariants in 302 ms returned []
[2023-03-07 21:10:51] [INFO ] Invariant cache hit.
[2023-03-07 21:10:51] [INFO ] State equation strengthened by 49 read => feed constraints.
[2023-03-07 21:10:52] [INFO ] Implicit Places using invariants and state equation in 276 ms returned []
Implicit Place search using SMT with State Equation took 624 ms to find 0 implicit places.
[2023-03-07 21:10:52] [INFO ] Invariant cache hit.
[2023-03-07 21:10:52] [INFO ] Dead Transitions using invariants and state equation in 258 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 898 ms. Remains : 198/198 places, 245/245 transitions.
Support contains 198 out of 198 places after structural reductions.
[2023-03-07 21:10:52] [INFO ] Flatten gal took : 79 ms
[2023-03-07 21:10:53] [INFO ] Flatten gal took : 127 ms
[2023-03-07 21:10:53] [INFO ] Input system was already deterministic with 245 transitions.
Finished random walk after 87 steps, including 0 resets, run visited all 31 properties in 15 ms. (steps per millisecond=5 )
[2023-03-07 21:10:53] [INFO ] Flatten gal took : 37 ms
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 63 ms
[2023-03-07 21:10:54] [INFO ] Input system was already deterministic with 245 transitions.
Computed a total of 0 stabilizing places and 49 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 4 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 15 ms
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 20 ms
[2023-03-07 21:10:54] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 3 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 16 ms
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 19 ms
[2023-03-07 21:10:54] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 6 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 14 ms
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 15 ms
[2023-03-07 21:10:54] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 4 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 12 ms
[2023-03-07 21:10:54] [INFO ] Flatten gal took : 13 ms
[2023-03-07 21:10:54] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 16 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 13 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 10 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 10 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 14 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 24 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 9 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 10 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 3 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 9 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 10 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 13 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 10 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 13 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 9 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 10 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 2 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 12 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 13 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 245/245 transitions.
Applied a total of 0 rules in 4 ms. Remains 198 /198 variables (removed 0) and now considering 245/245 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 198/198 places, 245/245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 11 ms
[2023-03-07 21:10:55] [INFO ] Input system was already deterministic with 245 transitions.
[2023-03-07 21:10:55] [INFO ] Flatten gal took : 58 ms
[2023-03-07 21:10:56] [INFO ] Flatten gal took : 51 ms
[2023-03-07 21:10:56] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 67 ms.
[2023-03-07 21:10:56] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 198 places, 245 transitions and 735 arcs took 1 ms.
Total runtime 6331 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CSRepetitions-COL-07
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA CSRepetitions-COL-07-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-07-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678223837762

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 CSRepetitions-COL-07-CTLFireability-01
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for CSRepetitions-COL-07-CTLFireability-01
lola: result : true
lola: markings : 64
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 13 (type EXCL) for 6 CSRepetitions-COL-07-CTLFireability-02
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:742
lola: FINISHED task # 13 (type EXCL) for CSRepetitions-COL-07-CTLFireability-02
lola: result : false
lola: markings : 21412
lola: fired transitions : 22778
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 CSRepetitions-COL-07-CTLFireability-11
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 46 (type EXCL) for CSRepetitions-COL-07-CTLFireability-11
lola: result : true
lola: markings : 23961
lola: fired transitions : 30868
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 CSRepetitions-COL-07-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for CSRepetitions-COL-07-CTLFireability-13
lola: result : true
lola: markings : 448
lola: fired transitions : 569
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 CSRepetitions-COL-07-CTLFireability-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 43 (type EXCL) for CSRepetitions-COL-07-CTLFireability-10
lola: result : true
lola: markings : 2636
lola: fired transitions : 10329
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 58 (type EXCL) for 57 CSRepetitions-COL-07-CTLFireability-15
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/299 3/32 CSRepetitions-COL-07-CTLFireability-15 493246 m, 98649 m/sec, 1966821 t fired, .

Time elapsed: 15 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/299 5/32 CSRepetitions-COL-07-CTLFireability-15 948034 m, 90957 m/sec, 4208020 t fired, .

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/299 7/32 CSRepetitions-COL-07-CTLFireability-15 1421299 m, 94653 m/sec, 6328352 t fired, .

Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 20/299 9/32 CSRepetitions-COL-07-CTLFireability-15 1831063 m, 81952 m/sec, 8652589 t fired, .

Time elapsed: 30 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 25/299 12/32 CSRepetitions-COL-07-CTLFireability-15 2275826 m, 88952 m/sec, 10730334 t fired, .

Time elapsed: 35 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 30/299 14/32 CSRepetitions-COL-07-CTLFireability-15 2649550 m, 74744 m/sec, 13061600 t fired, .

Time elapsed: 40 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 35/299 15/32 CSRepetitions-COL-07-CTLFireability-15 3036717 m, 77433 m/sec, 15247349 t fired, .

Time elapsed: 45 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 40/299 18/32 CSRepetitions-COL-07-CTLFireability-15 3483541 m, 89364 m/sec, 17297115 t fired, .

Time elapsed: 50 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 45/299 20/32 CSRepetitions-COL-07-CTLFireability-15 3894623 m, 82216 m/sec, 19377785 t fired, .

Time elapsed: 55 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 50/299 22/32 CSRepetitions-COL-07-CTLFireability-15 4294247 m, 79924 m/sec, 21447054 t fired, .

Time elapsed: 60 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 55/299 23/32 CSRepetitions-COL-07-CTLFireability-15 4677136 m, 76577 m/sec, 23585892 t fired, .

Time elapsed: 65 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 60/299 25/32 CSRepetitions-COL-07-CTLFireability-15 5025029 m, 69578 m/sec, 25799676 t fired, .

Time elapsed: 70 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 65/299 27/32 CSRepetitions-COL-07-CTLFireability-15 5403781 m, 75750 m/sec, 27901093 t fired, .

Time elapsed: 75 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 70/299 29/32 CSRepetitions-COL-07-CTLFireability-15 5787804 m, 76804 m/sec, 29996023 t fired, .

Time elapsed: 80 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 75/299 31/32 CSRepetitions-COL-07-CTLFireability-15 6162274 m, 74894 m/sec, 32134091 t fired, .

Time elapsed: 85 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 80/299 32/32 CSRepetitions-COL-07-CTLFireability-15 6546327 m, 76810 m/sec, 34230873 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for CSRepetitions-COL-07-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 CSRepetitions-COL-07-CTLFireability-14
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for CSRepetitions-COL-07-CTLFireability-14
lola: result : false
lola: markings : 72
lola: fired transitions : 377
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 CSRepetitions-COL-07-CTLFireability-12
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for CSRepetitions-COL-07-CTLFireability-12
lola: result : false
lola: markings : 64
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 CSRepetitions-COL-07-CTLFireability-09
lola: time limit : 389 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/389 5/32 CSRepetitions-COL-07-CTLFireability-09 875534 m, 175106 m/sec, 2702675 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/389 10/32 CSRepetitions-COL-07-CTLFireability-09 1755060 m, 175905 m/sec, 5442762 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/389 14/32 CSRepetitions-COL-07-CTLFireability-09 2611714 m, 171330 m/sec, 8124893 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/389 18/32 CSRepetitions-COL-07-CTLFireability-09 3465437 m, 170744 m/sec, 10793680 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/389 23/32 CSRepetitions-COL-07-CTLFireability-09 4309297 m, 168772 m/sec, 13443334 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/389 27/32 CSRepetitions-COL-07-CTLFireability-09 5150107 m, 168162 m/sec, 16090571 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/389 31/32 CSRepetitions-COL-07-CTLFireability-09 5989864 m, 167951 m/sec, 18730656 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for CSRepetitions-COL-07-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 CSRepetitions-COL-07-CTLFireability-08
lola: time limit : 433 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/433 2/32 CSRepetitions-COL-07-CTLFireability-08 365052 m, 73010 m/sec, 1690022 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/433 3/32 CSRepetitions-COL-07-CTLFireability-08 708086 m, 68606 m/sec, 3351069 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/433 5/32 CSRepetitions-COL-07-CTLFireability-08 1049094 m, 68201 m/sec, 5229903 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/433 6/32 CSRepetitions-COL-07-CTLFireability-08 1382732 m, 66727 m/sec, 7163415 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/433 8/32 CSRepetitions-COL-07-CTLFireability-08 1704298 m, 64313 m/sec, 8730803 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/433 9/32 CSRepetitions-COL-07-CTLFireability-08 2015573 m, 62255 m/sec, 10199532 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/433 10/32 CSRepetitions-COL-07-CTLFireability-08 2335975 m, 64080 m/sec, 11891207 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/433 12/32 CSRepetitions-COL-07-CTLFireability-08 2660003 m, 64805 m/sec, 13719706 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/433 13/32 CSRepetitions-COL-07-CTLFireability-08 2983220 m, 64643 m/sec, 15377399 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/433 14/32 CSRepetitions-COL-07-CTLFireability-08 3292797 m, 61915 m/sec, 16836946 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/433 16/32 CSRepetitions-COL-07-CTLFireability-08 3605165 m, 62473 m/sec, 18487736 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/433 17/32 CSRepetitions-COL-07-CTLFireability-08 3927215 m, 64410 m/sec, 20269096 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/433 18/32 CSRepetitions-COL-07-CTLFireability-08 4243345 m, 63226 m/sec, 21942523 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/433 20/32 CSRepetitions-COL-07-CTLFireability-08 4545986 m, 60528 m/sec, 23387219 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/433 21/32 CSRepetitions-COL-07-CTLFireability-08 4860954 m, 62993 m/sec, 25067282 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/433 22/32 CSRepetitions-COL-07-CTLFireability-08 5174432 m, 62695 m/sec, 26838793 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/433 24/32 CSRepetitions-COL-07-CTLFireability-08 5482768 m, 61667 m/sec, 28434111 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/433 25/32 CSRepetitions-COL-07-CTLFireability-08 5781647 m, 59775 m/sec, 29887455 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/433 26/32 CSRepetitions-COL-07-CTLFireability-08 6090423 m, 61755 m/sec, 31639123 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/433 28/32 CSRepetitions-COL-07-CTLFireability-08 6402081 m, 62331 m/sec, 33369720 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/433 29/32 CSRepetitions-COL-07-CTLFireability-08 6696348 m, 58853 m/sec, 34824258 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/433 30/32 CSRepetitions-COL-07-CTLFireability-08 7004015 m, 61533 m/sec, 36468665 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/433 31/32 CSRepetitions-COL-07-CTLFireability-08 7304020 m, 60001 m/sec, 38170834 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for CSRepetitions-COL-07-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-07-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 26 CSRepetitions-COL-07-CTLFireability-06
lola: time limit : 477 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for CSRepetitions-COL-07-CTLFireability-06
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 CSRepetitions-COL-07-CTLFireability-05
lola: time limit : 557 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for CSRepetitions-COL-07-CTLFireability-05
lola: result : false
lola: markings : 1239
lola: fired transitions : 3778
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 CSRepetitions-COL-07-CTLFireability-03
lola: time limit : 669 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for CSRepetitions-COL-07-CTLFireability-03
lola: result : false
lola: markings : 1267
lola: fired transitions : 1314
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-COL-07-CTLFireability-00
lola: time limit : 836 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for CSRepetitions-COL-07-CTLFireability-00
lola: result : true
lola: markings : 169
lola: fired transitions : 175
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 CSRepetitions-COL-07-CTLFireability-07
lola: time limit : 1115 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for CSRepetitions-COL-07-CTLFireability-07
lola: result : false
lola: markings : 64
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 26 CSRepetitions-COL-07-CTLFireability-06
lola: time limit : 1672 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/1672 3/32 CSRepetitions-COL-07-CTLFireability-06 417576 m, 83515 m/sec, 2753539 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/1672 4/32 CSRepetitions-COL-07-CTLFireability-06 793389 m, 75162 m/sec, 5437373 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/1672 6/32 CSRepetitions-COL-07-CTLFireability-06 1163875 m, 74097 m/sec, 8123297 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/1672 8/32 CSRepetitions-COL-07-CTLFireability-06 1541754 m, 75575 m/sec, 10816263 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/1672 10/32 CSRepetitions-COL-07-CTLFireability-06 1887604 m, 69170 m/sec, 13553897 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/1672 12/32 CSRepetitions-COL-07-CTLFireability-06 2229619 m, 68403 m/sec, 16302731 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/1672 14/32 CSRepetitions-COL-07-CTLFireability-06 2546679 m, 63412 m/sec, 19063066 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/1672 15/32 CSRepetitions-COL-07-CTLFireability-06 2886308 m, 67925 m/sec, 21819345 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/1672 17/32 CSRepetitions-COL-07-CTLFireability-06 3203555 m, 63449 m/sec, 24581364 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/1672 19/32 CSRepetitions-COL-07-CTLFireability-06 3508882 m, 61065 m/sec, 27249346 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/1672 20/32 CSRepetitions-COL-07-CTLFireability-06 3792035 m, 56630 m/sec, 29905530 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/1672 22/32 CSRepetitions-COL-07-CTLFireability-06 4113640 m, 64321 m/sec, 32632924 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/1672 24/32 CSRepetitions-COL-07-CTLFireability-06 4436746 m, 64621 m/sec, 35389639 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/1672 25/32 CSRepetitions-COL-07-CTLFireability-06 4748903 m, 62431 m/sec, 38138757 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/1672 27/32 CSRepetitions-COL-07-CTLFireability-06 5043107 m, 58840 m/sec, 40871463 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/1672 28/32 CSRepetitions-COL-07-CTLFireability-06 5340909 m, 59560 m/sec, 43607310 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/1672 30/32 CSRepetitions-COL-07-CTLFireability-06 5641934 m, 60205 m/sec, 46345018 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 1 0 3 0 0 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/1672 31/32 CSRepetitions-COL-07-CTLFireability-06 5923847 m, 56382 m/sec, 49066949 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for CSRepetitions-COL-07-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 20 CSRepetitions-COL-07-CTLFireability-04
lola: time limit : 3250 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/3250 7/32 CSRepetitions-COL-07-CTLFireability-04 1403836 m, 280767 m/sec, 2168534 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/3250 14/32 CSRepetitions-COL-07-CTLFireability-04 2763229 m, 271878 m/sec, 4386049 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/3250 20/32 CSRepetitions-COL-07-CTLFireability-04 4080054 m, 263365 m/sec, 6550772 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/3250 26/32 CSRepetitions-COL-07-CTLFireability-04 5304364 m, 244862 m/sec, 8668696 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/3250 32/32 CSRepetitions-COL-07-CTLFireability-04 6583929 m, 255913 m/sec, 10799555 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for CSRepetitions-COL-07-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-07-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-06: CONJ 0 0 0 0 3 0 1 0
CSRepetitions-COL-07-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-07-CTLFireability-00: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-01: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-02: CONJ false CTL model checker
CSRepetitions-COL-07-CTLFireability-03: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-04: CTL unknown AGGR
CSRepetitions-COL-07-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-06: CONJ unknown CONJ
CSRepetitions-COL-07-CTLFireability-07: AGEF false tscc_search
CSRepetitions-COL-07-CTLFireability-08: CTL unknown AGGR
CSRepetitions-COL-07-CTLFireability-09: CTL unknown AGGR
CSRepetitions-COL-07-CTLFireability-10: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-12: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-13: CTL true CTL model checker
CSRepetitions-COL-07-CTLFireability-14: CTL false CTL model checker
CSRepetitions-COL-07-CTLFireability-15: CTL unknown AGGR


Time elapsed: 380 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-COL-07"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CSRepetitions-COL-07, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397500034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-COL-07.tgz
mv CSRepetitions-COL-07 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;