About the Execution of LoLa+red for CSRepetitions-COL-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5359.668 | 440736.00 | 431667.00 | 1695.70 | ??T??TFTF?F??TTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397400026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CSRepetitions-COL-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397400026
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 8.6K Feb 25 11:59 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 11:59 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 11:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 11:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 12:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 12:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Feb 25 12:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 136K Feb 25 12:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 15K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-00
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-01
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-02
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-03
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-04
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-05
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-06
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-07
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-08
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-09
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-10
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-11
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-12
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-13
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-14
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678222962003
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-COL-05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-07 21:02:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-07 21:02:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-07 21:02:44] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-07 21:02:45] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-07 21:02:45] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 886 ms
[2023-03-07 21:02:45] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 206 PT places and 325.0 transition bindings in 21 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
[2023-03-07 21:02:45] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 15 arcs in 6 ms.
[2023-03-07 21:02:45] [INFO ] Skeletonized 16 HLPN properties in 4 ms.
Computed a total of 0 stabilizing places and 1 stable transitions
Remains 4 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 1 stable transitions
Incomplete random walk after 10004 steps, including 167 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 6) seen :5
Incomplete Best-First random walk after 10000 steps, including 57 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 5 rows 6 cols
[2023-03-07 21:02:45] [INFO ] Computed 2 place invariants in 3 ms
[2023-03-07 21:02:46] [INFO ] After 163ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 4 simplifications.
[2023-03-07 21:02:46] [INFO ] Flatten gal took : 18 ms
[2023-03-07 21:02:46] [INFO ] Flatten gal took : 3 ms
Transition Send_Answer forces synchronizations/join behavior on parameter c of sort Client
Symmetric sort wr.t. initial and guards and successors and join/free detected :Server
Symmetric sort wr.t. initial detected :Server
Symmetric sort wr.t. initial and guards detected :Server
Applying symmetric unfolding of full symmetric sort :Server domain size was 5
[2023-03-07 21:02:46] [INFO ] Unfolded HLPN to a Petri net with 102 places and 125 transitions 375 arcs in 15 ms.
[2023-03-07 21:02:46] [INFO ] Unfolded 16 HLPN properties in 2 ms.
Support contains 102 out of 102 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 8 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
// Phase 1: matrix 125 rows 102 cols
[2023-03-07 21:02:46] [INFO ] Computed 26 place invariants in 17 ms
[2023-03-07 21:02:46] [INFO ] Implicit Places using invariants in 139 ms returned []
[2023-03-07 21:02:46] [INFO ] Invariant cache hit.
[2023-03-07 21:02:46] [INFO ] State equation strengthened by 25 read => feed constraints.
[2023-03-07 21:02:46] [INFO ] Implicit Places using invariants and state equation in 174 ms returned []
Implicit Place search using SMT with State Equation took 330 ms to find 0 implicit places.
[2023-03-07 21:02:46] [INFO ] Invariant cache hit.
[2023-03-07 21:02:46] [INFO ] Dead Transitions using invariants and state equation in 183 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 527 ms. Remains : 102/102 places, 125/125 transitions.
Support contains 102 out of 102 places after structural reductions.
[2023-03-07 21:02:46] [INFO ] Flatten gal took : 40 ms
[2023-03-07 21:02:47] [INFO ] Flatten gal took : 64 ms
[2023-03-07 21:02:47] [INFO ] Input system was already deterministic with 125 transitions.
Incomplete random walk after 10000 steps, including 204 resets, run finished after 386 ms. (steps per millisecond=25 ) properties (out of 26) seen :24
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10000 steps, including 7 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-07 21:02:47] [INFO ] Invariant cache hit.
[2023-03-07 21:02:47] [INFO ] After 44ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 22 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 26 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Computed a total of 0 stabilizing places and 25 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 3 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 2 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 3 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 2 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 10 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 11 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 1 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 9 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 4 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 4 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 2 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 1 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 1 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 2 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 1 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 7 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 8 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 4 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 1 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 102/102 places, 125/125 transitions.
Applied a total of 0 rules in 2 ms. Remains 102 /102 variables (removed 0) and now considering 125/125 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 102/102 places, 125/125 transitions.
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 5 ms
[2023-03-07 21:02:48] [INFO ] Flatten gal took : 6 ms
[2023-03-07 21:02:48] [INFO ] Input system was already deterministic with 125 transitions.
[2023-03-07 21:02:49] [INFO ] Flatten gal took : 21 ms
[2023-03-07 21:02:49] [INFO ] Flatten gal took : 21 ms
[2023-03-07 21:02:49] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 25 ms.
[2023-03-07 21:02:49] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 102 places, 125 transitions and 375 arcs took 1 ms.
Total runtime 4909 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CSRepetitions-COL-05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA CSRepetitions-COL-05-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678223402739
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 9 (type EXCL) for 6 CSRepetitions-COL-05-CTLFireability-02
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 9 (type EXCL) for CSRepetitions-COL-05-CTLFireability-02
lola: result : true
lola: markings : 555
lola: fired transitions : 2360
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 27 (type EXCL) for 26 CSRepetitions-COL-05-CTLFireability-06
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 27 (type EXCL) for CSRepetitions-COL-05-CTLFireability-06
lola: result : false
lola: markings : 11157
lola: fired transitions : 12964
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 CSRepetitions-COL-05-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for CSRepetitions-COL-05-CTLFireability-13
lola: result : true
lola: markings : 539
lola: fired transitions : 2324
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 CSRepetitions-COL-05-CTLFireability-11
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/239 8/32 CSRepetitions-COL-05-CTLFireability-11 1588447 m, 317689 m/sec, 2207470 t fired, .
Time elapsed: 7 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/239 16/32 CSRepetitions-COL-05-CTLFireability-11 3122039 m, 306718 m/sec, 4466396 t fired, .
Time elapsed: 12 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/239 23/32 CSRepetitions-COL-05-CTLFireability-11 4601457 m, 295883 m/sec, 6748206 t fired, .
Time elapsed: 17 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/239 30/32 CSRepetitions-COL-05-CTLFireability-11 6083340 m, 296376 m/sec, 8962598 t fired, .
Time elapsed: 22 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for CSRepetitions-COL-05-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 27 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 CSRepetitions-COL-05-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for CSRepetitions-COL-05-CTLFireability-15
lola: result : true
lola: markings : 3114
lola: fired transitions : 3632
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 CSRepetitions-COL-05-CTLFireability-14
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for CSRepetitions-COL-05-CTLFireability-14
lola: result : true
lola: markings : 3750
lola: fired transitions : 5718
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 CSRepetitions-COL-05-CTLFireability-12
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/297 12/32 CSRepetitions-COL-05-CTLFireability-12 2383273 m, 476654 m/sec, 3395603 t fired, .
Time elapsed: 32 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/297 23/32 CSRepetitions-COL-05-CTLFireability-12 4711199 m, 465585 m/sec, 6903335 t fired, .
Time elapsed: 37 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for CSRepetitions-COL-05-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 38 CSRepetitions-COL-05-CTLFireability-10
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/323 2/32 CSRepetitions-COL-05-CTLFireability-10 354559 m, 70911 m/sec, 3010537 t fired, .
Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/323 4/32 CSRepetitions-COL-05-CTLFireability-10 709153 m, 70918 m/sec, 6394205 t fired, .
Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/323 5/32 CSRepetitions-COL-05-CTLFireability-10 1034674 m, 65104 m/sec, 9855701 t fired, .
Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/323 7/32 CSRepetitions-COL-05-CTLFireability-10 1352074 m, 63480 m/sec, 13285977 t fired, .
Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/323 8/32 CSRepetitions-COL-05-CTLFireability-10 1660478 m, 61680 m/sec, 16784997 t fired, .
Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/323 10/32 CSRepetitions-COL-05-CTLFireability-10 1978096 m, 63523 m/sec, 20290454 t fired, .
Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/323 12/32 CSRepetitions-COL-05-CTLFireability-10 2287013 m, 61783 m/sec, 23787456 t fired, .
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/323 13/32 CSRepetitions-COL-05-CTLFireability-10 2586341 m, 59865 m/sec, 27269212 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/323 15/32 CSRepetitions-COL-05-CTLFireability-10 2875198 m, 57771 m/sec, 30716095 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/323 16/32 CSRepetitions-COL-05-CTLFireability-10 3166469 m, 58254 m/sec, 34178534 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/323 18/32 CSRepetitions-COL-05-CTLFireability-10 3483269 m, 63360 m/sec, 37678093 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/323 19/32 CSRepetitions-COL-05-CTLFireability-10 3779067 m, 59159 m/sec, 41117186 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/323 20/32 CSRepetitions-COL-05-CTLFireability-10 4068117 m, 57810 m/sec, 44517869 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/323 22/32 CSRepetitions-COL-05-CTLFireability-10 4338919 m, 54160 m/sec, 47852547 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/323 23/32 CSRepetitions-COL-05-CTLFireability-10 4623905 m, 56997 m/sec, 51172670 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/323 25/32 CSRepetitions-COL-05-CTLFireability-10 4899472 m, 55113 m/sec, 54506015 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/323 26/32 CSRepetitions-COL-05-CTLFireability-10 5171720 m, 54449 m/sec, 57881798 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/323 27/32 CSRepetitions-COL-05-CTLFireability-10 5433587 m, 52373 m/sec, 61200986 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/323 29/32 CSRepetitions-COL-05-CTLFireability-10 5682806 m, 49843 m/sec, 64542197 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/323 30/32 CSRepetitions-COL-05-CTLFireability-10 6012801 m, 65999 m/sec, 68131069 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/323 32/32 CSRepetitions-COL-05-CTLFireability-10 6322368 m, 61913 m/sec, 71692044 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for CSRepetitions-COL-05-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 CSRepetitions-COL-05-CTLFireability-09
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/344 11/32 CSRepetitions-COL-05-CTLFireability-09 2125629 m, 425125 m/sec, 3125832 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/344 21/32 CSRepetitions-COL-05-CTLFireability-09 4176583 m, 410190 m/sec, 6328369 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/344 30/32 CSRepetitions-COL-05-CTLFireability-09 6149605 m, 394604 m/sec, 9428501 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for CSRepetitions-COL-05-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 CSRepetitions-COL-05-CTLFireability-08
lola: time limit : 380 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for CSRepetitions-COL-05-CTLFireability-08
lola: result : false
lola: markings : 35
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 CSRepetitions-COL-05-CTLFireability-07
lola: time limit : 428 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for CSRepetitions-COL-05-CTLFireability-07
lola: result : true
lola: markings : 298
lola: fired transitions : 343
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 19 CSRepetitions-COL-05-CTLFireability-05
lola: time limit : 489 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for CSRepetitions-COL-05-CTLFireability-05
lola: result : true
lola: markings : 410
lola: fired transitions : 433
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 CSRepetitions-COL-05-CTLFireability-03
lola: time limit : 571 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/571 4/32 CSRepetitions-COL-05-CTLFireability-03 765401 m, 153080 m/sec, 3240334 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/571 7/32 CSRepetitions-COL-05-CTLFireability-03 1528978 m, 152715 m/sec, 6510521 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/571 10/32 CSRepetitions-COL-05-CTLFireability-03 2249810 m, 144166 m/sec, 9640535 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/571 13/32 CSRepetitions-COL-05-CTLFireability-03 2955528 m, 141143 m/sec, 12704811 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/571 16/32 CSRepetitions-COL-05-CTLFireability-03 3639884 m, 136871 m/sec, 15662259 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/571 19/32 CSRepetitions-COL-05-CTLFireability-03 4307545 m, 133532 m/sec, 18536849 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/571 21/32 CSRepetitions-COL-05-CTLFireability-03 4954409 m, 129372 m/sec, 21389837 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/571 24/32 CSRepetitions-COL-05-CTLFireability-03 5599733 m, 129064 m/sec, 24154547 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/571 27/32 CSRepetitions-COL-05-CTLFireability-03 6221111 m, 124275 m/sec, 26898241 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/571 29/32 CSRepetitions-COL-05-CTLFireability-03 6850137 m, 125805 m/sec, 29577420 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 55/571 32/32 CSRepetitions-COL-05-CTLFireability-03 7460765 m, 122125 m/sec, 32273045 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for CSRepetitions-COL-05-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 CSRepetitions-COL-05-CTLFireability-01
lola: time limit : 673 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/673 2/32 CSRepetitions-COL-05-CTLFireability-01 376978 m, 75395 m/sec, 1892880 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/673 4/32 CSRepetitions-COL-05-CTLFireability-01 722967 m, 69197 m/sec, 3790292 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/673 5/32 CSRepetitions-COL-05-CTLFireability-01 1056140 m, 66634 m/sec, 5684332 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/673 6/32 CSRepetitions-COL-05-CTLFireability-01 1382953 m, 65362 m/sec, 7577365 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/673 8/32 CSRepetitions-COL-05-CTLFireability-01 1708435 m, 65096 m/sec, 9489037 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/673 9/32 CSRepetitions-COL-05-CTLFireability-01 2022735 m, 62860 m/sec, 11357966 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/673 10/32 CSRepetitions-COL-05-CTLFireability-01 2333704 m, 62193 m/sec, 13249967 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/673 12/32 CSRepetitions-COL-05-CTLFireability-01 2651460 m, 63551 m/sec, 15113948 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/673 13/32 CSRepetitions-COL-05-CTLFireability-01 2951770 m, 60062 m/sec, 16983248 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/673 14/32 CSRepetitions-COL-05-CTLFireability-01 3249169 m, 59479 m/sec, 18831681 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/673 15/32 CSRepetitions-COL-05-CTLFireability-01 3547766 m, 59719 m/sec, 20679312 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/673 17/32 CSRepetitions-COL-05-CTLFireability-01 3837434 m, 57933 m/sec, 22508381 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/673 18/32 CSRepetitions-COL-05-CTLFireability-01 4125035 m, 57520 m/sec, 24326037 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/673 19/32 CSRepetitions-COL-05-CTLFireability-01 4414561 m, 57905 m/sec, 26185682 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/673 20/32 CSRepetitions-COL-05-CTLFireability-01 4706775 m, 58442 m/sec, 28025417 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/673 22/32 CSRepetitions-COL-05-CTLFireability-01 4990965 m, 56838 m/sec, 29855723 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/673 23/32 CSRepetitions-COL-05-CTLFireability-01 5273037 m, 56414 m/sec, 31663460 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/673 24/32 CSRepetitions-COL-05-CTLFireability-01 5561121 m, 57616 m/sec, 33490193 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/673 25/32 CSRepetitions-COL-05-CTLFireability-01 5841493 m, 56074 m/sec, 35310432 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/673 26/32 CSRepetitions-COL-05-CTLFireability-01 6119620 m, 55625 m/sec, 37119190 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/673 27/32 CSRepetitions-COL-05-CTLFireability-01 6399226 m, 55921 m/sec, 38937520 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/673 29/32 CSRepetitions-COL-05-CTLFireability-01 6677269 m, 55608 m/sec, 40766096 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/673 30/32 CSRepetitions-COL-05-CTLFireability-01 6961396 m, 56825 m/sec, 42584625 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/673 31/32 CSRepetitions-COL-05-CTLFireability-01 7251355 m, 57991 m/sec, 44399625 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for CSRepetitions-COL-05-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-COL-05-CTLFireability-00
lola: time limit : 810 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/810 4/32 CSRepetitions-COL-05-CTLFireability-00 744416 m, 148883 m/sec, 3183451 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/810 7/32 CSRepetitions-COL-05-CTLFireability-00 1400273 m, 131171 m/sec, 6706208 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/810 10/32 CSRepetitions-COL-05-CTLFireability-00 2001802 m, 120305 m/sec, 10131898 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/810 13/32 CSRepetitions-COL-05-CTLFireability-00 2577379 m, 115115 m/sec, 13536781 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/810 16/32 CSRepetitions-COL-05-CTLFireability-00 3107571 m, 106038 m/sec, 16905962 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/810 19/32 CSRepetitions-COL-05-CTLFireability-00 3700382 m, 118562 m/sec, 20295556 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/810 21/32 CSRepetitions-COL-05-CTLFireability-00 4232474 m, 106418 m/sec, 23564739 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/810 24/32 CSRepetitions-COL-05-CTLFireability-00 4749312 m, 103367 m/sec, 26803606 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/810 26/32 CSRepetitions-COL-05-CTLFireability-00 5271154 m, 104368 m/sec, 30225664 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/810 29/32 CSRepetitions-COL-05-CTLFireability-00 5732779 m, 92325 m/sec, 33441701 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/810 32/32 CSRepetitions-COL-05-CTLFireability-00 6333847 m, 120213 m/sec, 36893777 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CSRepetitions-COL-05-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 CSRepetitions-COL-05-CTLFireability-04
lola: time limit : 1061 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/1061 12/32 CSRepetitions-COL-05-CTLFireability-04 2455259 m, 491051 m/sec, 3634136 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/1061 23/32 CSRepetitions-COL-05-CTLFireability-04 4658729 m, 440694 m/sec, 7100093 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for CSRepetitions-COL-05-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 38 CSRepetitions-COL-05-CTLFireability-10
lola: time limit : 1584 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for CSRepetitions-COL-05-CTLFireability-10
lola: result : false
lola: markings : 555
lola: fired transitions : 3019
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 19 CSRepetitions-COL-05-CTLFireability-05
lola: time limit : 3168 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for CSRepetitions-COL-05-CTLFireability-05
lola: result : true
lola: markings : 51
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-00: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-01: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-03: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-04: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-05: CONJ true CONJ
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-09: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-10: CONJ false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-12: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
Time elapsed: 432 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-COL-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CSRepetitions-COL-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397400026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-COL-05.tgz
mv CSRepetitions-COL-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;