fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r070-smll-167814396800122
Last Updated
May 14, 2023

About the Execution of LoLA for CircadianClock-PT-001000

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
6520.731 135519.00 116825.00 1868.30 ???????FTTTT?FTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r070-smll-167814396800122.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CircadianClock-PT-001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-smll-167814396800122
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 7.0K Feb 26 10:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 10:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 10:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 10:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 26 10:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 10:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 137K Feb 26 10:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 11K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-00
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-01
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-02
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-03
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-04
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-05
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-06
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-07
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-08
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-09
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-10
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-11
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-12
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-13
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-14
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678268812526

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-001000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT CircadianClock-PT-001000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA CircadianClock-PT-001000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678268948045

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type EXCL) for 3 CircadianClock-PT-001000-CTLFireability-01
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 5/180 14/32 CircadianClock-PT-001000-CTLFireability-01 3710114 m, 742022 m/sec, 5628274 t fired, .

Time elapsed: 5 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 10/180 25/32 CircadianClock-PT-001000-CTLFireability-01 6569090 m, 571795 m/sec, 10717664 t fired, .

Time elapsed: 10 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for CircadianClock-PT-001000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL) for 58 CircadianClock-PT-001000-CTLFireability-14
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for CircadianClock-PT-001000-CTLFireability-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 CircadianClock-PT-001000-CTLFireability-13
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for CircadianClock-PT-001000-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 CircadianClock-PT-001000-CTLFireability-11
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for CircadianClock-PT-001000-CTLFireability-11
lola: result : true
lola: markings : 1002
lola: fired transitions : 4008
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 38 CircadianClock-PT-001000-CTLFireability-10
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for CircadianClock-PT-001000-CTLFireability-10
lola: result : false
lola: markings : 1002
lola: fired transitions : 1003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 CircadianClock-PT-001000-CTLFireability-09
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for CircadianClock-PT-001000-CTLFireability-09
lola: result : true
lola: markings : 1002
lola: fired transitions : 2005
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 CircadianClock-PT-001000-CTLFireability-06
lola: time limit : 275 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/275 15/32 CircadianClock-PT-001000-CTLFireability-06 3509730 m, 701946 m/sec, 6516437 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/275 28/32 CircadianClock-PT-001000-CTLFireability-06 6705469 m, 639147 m/sec, 12906516 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for CircadianClock-PT-001000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 24 (type EXCL) for 15 CircadianClock-PT-001000-CTLFireability-05
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for CircadianClock-PT-001000-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 CircadianClock-PT-001000-CTLFireability-05
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 1 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/357 14/32 CircadianClock-PT-001000-CTLFireability-05 3241332 m, 648266 m/sec, 5978841 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 1 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/357 27/32 CircadianClock-PT-001000-CTLFireability-05 6244569 m, 600647 m/sec, 11984042 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for CircadianClock-PT-001000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 CircadianClock-PT-001000-CTLFireability-04
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/395 10/32 CircadianClock-PT-001000-CTLFireability-04 2284467 m, 456893 m/sec, 6350278 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/395 19/32 CircadianClock-PT-001000-CTLFireability-04 4422419 m, 427590 m/sec, 12763283 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/395 28/32 CircadianClock-PT-001000-CTLFireability-04 6500333 m, 415582 m/sec, 18996048 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for CircadianClock-PT-001000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 CircadianClock-PT-001000-CTLFireability-02
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/441 4/32 CircadianClock-PT-001000-CTLFireability-02 831175 m, 166235 m/sec, 6622168 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/441 16/32 CircadianClock-PT-001000-CTLFireability-02 3803881 m, 594541 m/sec, 13608836 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/441 30/32 CircadianClock-PT-001000-CTLFireability-02 7068874 m, 652998 m/sec, 20134967 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for CircadianClock-PT-001000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: DISJ 0 1 0 0 4 0 0 1
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 38 CircadianClock-PT-001000-CTLFireability-10
lola: time limit : 502 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for CircadianClock-PT-001000-CTLFireability-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 CircadianClock-PT-001000-CTLFireability-07
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for CircadianClock-PT-001000-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 CircadianClock-PT-001000-CTLFireability-00
lola: time limit : 703 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/703 12/32 CircadianClock-PT-001000-CTLFireability-00 2765702 m, 553140 m/sec, 7794545 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/703 23/32 CircadianClock-PT-001000-CTLFireability-00 5322606 m, 511380 m/sec, 15463185 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CircadianClock-PT-001000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 52 CircadianClock-PT-001000-CTLFireability-12
lola: time limit : 875 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/875 16/32 CircadianClock-PT-001000-CTLFireability-12 3751464 m, 750292 m/sec, 7000002 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/875 30/32 CircadianClock-PT-001000-CTLFireability-12 7128310 m, 675369 m/sec, 13750986 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for CircadianClock-PT-001000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 CircadianClock-PT-001000-CTLFireability-08
lola: time limit : 1161 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for CircadianClock-PT-001000-CTLFireability-08
lola: result : true
lola: markings : 1003003
lola: fired transitions : 3508511
lola: time used : 3.000000
lola: memory pages used : 5
lola: LAUNCH task # 62 (type EXCL) for 61 CircadianClock-PT-001000-CTLFireability-15
lola: time limit : 1741 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for CircadianClock-PT-001000-CTLFireability-15
lola: result : true
lola: markings : 1001002
lola: fired transitions : 1502509
lola: time used : 1.000000
lola: memory pages used : 5
lola: LAUNCH task # 10 (type EXCL) for 9 CircadianClock-PT-001000-CTLFireability-03
lola: time limit : 3481 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/3481 3/32 CircadianClock-PT-001000-CTLFireability-03 676215 m, 135243 m/sec, 1690310 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 6/3481 15/32 CircadianClock-PT-001000-CTLFireability-03 3426041 m, 549965 m/sec, 9775219 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/3481 25/32 CircadianClock-PT-001000-CTLFireability-03 5954066 m, 505605 m/sec, 17359056 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for CircadianClock-PT-001000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: EFAG 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-00: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-01: EFAG unknown AGGR
CircadianClock-PT-001000-CTLFireability-02: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-03: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-04: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-05: DISJ unknown DISJ
CircadianClock-PT-001000-CTLFireability-06: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-07: EG false state space / EG
CircadianClock-PT-001000-CTLFireability-08: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-09: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-10: DISJ true state space / EG
CircadianClock-PT-001000-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-12: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-13: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 135 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-smll-167814396800122"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;