About the Execution of LoLA for CircadianClock-PT-000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8710.848 | 3600000.00 | 293354.00 | 35125.30 | ????????FFFTF?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r070-smll-167814396800114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CircadianClock-PT-000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-smll-167814396800114
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 6.7K Feb 26 10:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 10:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 10:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 10:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Feb 26 10:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 26 10:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 11K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-00
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-01
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-02
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-03
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-04
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-05
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-06
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-07
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-08
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-09
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-10
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-11
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-12
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-13
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-14
FORMULA_NAME CircadianClock-PT-000100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678265008744
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-000100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT CircadianClock-PT-000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA CircadianClock-PT-000100-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-000100-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 7510284 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16172048 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 59 (type CNST) for 58 CircadianClock-PT-000100-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 59 (type CNST) for CircadianClock-PT-000100-CTLFireability-14
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 14 (type EXCL) for 13 CircadianClock-PT-000100-CTLFireability-03
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-12: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/189 7/32 CircadianClock-PT-000100-CTLFireability-03 1495017 m, 299003 m/sec, 7466755 t fired, .
Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-12: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/189 13/32 CircadianClock-PT-000100-CTLFireability-03 2992490 m, 299494 m/sec, 14956201 t fired, .
Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-12: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/189 18/32 CircadianClock-PT-000100-CTLFireability-03 4435011 m, 288504 m/sec, 22178258 t fired, .
Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-12: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/189 24/32 CircadianClock-PT-000100-CTLFireability-03 5843830 m, 281763 m/sec, 29225346 t fired, .
Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-12: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/189 30/32 CircadianClock-PT-000100-CTLFireability-03 7275805 m, 286395 m/sec, 36393252 t fired, .
Time elapsed: 25 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for CircadianClock-PT-000100-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 3 0 0 3 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-12: AXAG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 64 (type EXCL) for 52 CircadianClock-PT-000100-CTLFireability-12
lola: time limit : 198 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for CircadianClock-PT-000100-CTLFireability-12
lola: result : true
lola: markings : 100
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 CircadianClock-PT-000100-CTLFireability-15
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for CircadianClock-PT-000100-CTLFireability-15
lola: result : false
lola: markings : 10204
lola: fired transitions : 15864
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 CircadianClock-PT-000100-CTLFireability-11
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for CircadianClock-PT-000100-CTLFireability-11
lola: result : true
lola: markings : 1
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 CircadianClock-PT-000100-CTLFireability-10
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for CircadianClock-PT-000100-CTLFireability-10
lola: result : false
lola: markings : 10303
lola: fired transitions : 25557
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 CircadianClock-PT-000100-CTLFireability-08
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for CircadianClock-PT-000100-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 26 CircadianClock-PT-000100-CTLFireability-06
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for CircadianClock-PT-000100-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 26 CircadianClock-PT-000100-CTLFireability-06
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for CircadianClock-PT-000100-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 26 CircadianClock-PT-000100-CTLFireability-06
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 1 0 5 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/324 7/32 CircadianClock-PT-000100-CTLFireability-06 1689040 m, 337808 m/sec, 8224338 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 1 0 5 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/324 13/32 CircadianClock-PT-000100-CTLFireability-06 3127608 m, 287713 m/sec, 15390649 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 1 0 5 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/324 19/32 CircadianClock-PT-000100-CTLFireability-06 4499606 m, 274399 m/sec, 22233179 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 1 0 5 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/324 24/32 CircadianClock-PT-000100-CTLFireability-06 5839502 m, 267979 m/sec, 28920849 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 1 0 5 0 0 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/324 30/32 CircadianClock-PT-000100-CTLFireability-06 7204496 m, 272998 m/sec, 35700003 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for CircadianClock-PT-000100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 24 (type EXCL) for 23 CircadianClock-PT-000100-CTLFireability-05
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/354 6/32 CircadianClock-PT-000100-CTLFireability-05 1416262 m, 283252 m/sec, 8326554 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/354 11/32 CircadianClock-PT-000100-CTLFireability-05 2627267 m, 242201 m/sec, 15578295 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/354 16/32 CircadianClock-PT-000100-CTLFireability-05 3769005 m, 228347 m/sec, 22383521 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/354 20/32 CircadianClock-PT-000100-CTLFireability-05 4872259 m, 220650 m/sec, 29027982 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/354 25/32 CircadianClock-PT-000100-CTLFireability-05 5991359 m, 223820 m/sec, 35733266 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/354 29/32 CircadianClock-PT-000100-CTLFireability-05 7112397 m, 224207 m/sec, 42431460 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for CircadianClock-PT-000100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 16 CircadianClock-PT-000100-CTLFireability-04
lola: time limit : 389 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/389 8/32 CircadianClock-PT-000100-CTLFireability-04 1730260 m, 346052 m/sec, 8149817 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/389 13/32 CircadianClock-PT-000100-CTLFireability-04 3170691 m, 288086 m/sec, 15300219 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/389 19/32 CircadianClock-PT-000100-CTLFireability-04 4575272 m, 280916 m/sec, 22059501 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/389 25/32 CircadianClock-PT-000100-CTLFireability-04 5948017 m, 274549 m/sec, 28751406 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/389 30/32 CircadianClock-PT-000100-CTLFireability-04 7292674 m, 268931 m/sec, 35476049 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for CircadianClock-PT-000100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 1 0 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 16 CircadianClock-PT-000100-CTLFireability-04
lola: time limit : 434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/434 14/32 CircadianClock-PT-000100-CTLFireability-04 3416312 m, 683262 m/sec, 6831509 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/434 26/32 CircadianClock-PT-000100-CTLFireability-04 6372842 m, 591306 m/sec, 12756019 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for CircadianClock-PT-000100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 10 CircadianClock-PT-000100-CTLFireability-02
lola: time limit : 494 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/494 11/32 CircadianClock-PT-000100-CTLFireability-02 2550663 m, 510132 m/sec, 7679200 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/494 20/32 CircadianClock-PT-000100-CTLFireability-02 4801747 m, 450216 m/sec, 14467531 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/494 29/32 CircadianClock-PT-000100-CTLFireability-02 7023799 m, 444410 m/sec, 21157647 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for CircadianClock-PT-000100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 5 (type EXCL) for 0 CircadianClock-PT-000100-CTLFireability-00
lola: time limit : 573 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 5/573 8/32 CircadianClock-PT-000100-CTLFireability-00 1871831 m, 374366 m/sec, 7478148 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 10/573 15/32 CircadianClock-PT-000100-CTLFireability-00 3572784 m, 340190 m/sec, 14289178 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 15/573 21/32 CircadianClock-PT-000100-CTLFireability-00 5152947 m, 316032 m/sec, 20614412 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 20/573 28/32 CircadianClock-PT-000100-CTLFireability-00 6730281 m, 315466 m/sec, 26931019 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 5 (type EXCL) for CircadianClock-PT-000100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 3 (type EXCL) for 0 CircadianClock-PT-000100-CTLFireability-00
lola: time limit : 683 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 5/683 11/32 CircadianClock-PT-000100-CTLFireability-00 2483041 m, 496608 m/sec, 7465606 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 10/683 19/32 CircadianClock-PT-000100-CTLFireability-00 4547702 m, 412932 m/sec, 13690786 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 1 0 2 0 1 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 15/683 27/32 CircadianClock-PT-000100-CTLFireability-00 6644744 m, 419408 m/sec, 20010487 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 3 (type EXCL) for CircadianClock-PT-000100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-09: EG 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 CircadianClock-PT-000100-CTLFireability-09
lola: time limit : 848 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for CircadianClock-PT-000100-CTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 CircadianClock-PT-000100-CTLFireability-13
lola: time limit : 1131 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 5/1131 10/32 CircadianClock-PT-000100-CTLFireability-13 2330951 m, 466190 m/sec, 6985514 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 10/1131 18/32 CircadianClock-PT-000100-CTLFireability-13 4314320 m, 396673 m/sec, 12946724 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 CTL EXCL 15/1131 26/32 CircadianClock-PT-000100-CTLFireability-13 6375702 m, 412276 m/sec, 19137518 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for CircadianClock-PT-000100-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 8 (type EXCL) for 7 CircadianClock-PT-000100-CTLFireability-01
lola: time limit : 1687 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/1687 5/32 CircadianClock-PT-000100-CTLFireability-01 1179785 m, 235957 m/sec, 8313691 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/1687 10/32 CircadianClock-PT-000100-CTLFireability-01 2288652 m, 221773 m/sec, 16181002 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/1687 14/32 CircadianClock-PT-000100-CTLFireability-01 3309779 m, 204225 m/sec, 23405094 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/1687 18/32 CircadianClock-PT-000100-CTLFireability-01 4300529 m, 198150 m/sec, 30488242 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/1687 22/32 CircadianClock-PT-000100-CTLFireability-01 5248553 m, 189604 m/sec, 37282697 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 30/1687 26/32 CircadianClock-PT-000100-CTLFireability-01 6276632 m, 205615 m/sec, 44484690 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 35/1687 30/32 CircadianClock-PT-000100-CTLFireability-01 7265608 m, 197795 m/sec, 51427546 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for CircadianClock-PT-000100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 CircadianClock-PT-000100-CTLFireability-07
lola: time limit : 3335 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/3335 7/32 CircadianClock-PT-000100-CTLFireability-07 1613851 m, 322770 m/sec, 8044533 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/3335 13/32 CircadianClock-PT-000100-CTLFireability-07 3093029 m, 295835 m/sec, 15431586 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/3335 19/32 CircadianClock-PT-000100-CTLFireability-07 4513415 m, 284077 m/sec, 22525250 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/3335 24/32 CircadianClock-PT-000100-CTLFireability-07 5910057 m, 279328 m/sec, 29497554 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/3335 30/32 CircadianClock-PT-000100-CTLFireability-07 7325864 m, 283161 m/sec, 36570765 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for CircadianClock-PT-000100-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-000100-CTLFireability-08: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-09: EG false state space / EG
CircadianClock-PT-000100-CTLFireability-10: CTL false CTL model checker
CircadianClock-PT-000100-CTLFireability-11: CTL true CTL model checker
CircadianClock-PT-000100-CTLFireability-12: AXAG false state space /EXEF
CircadianClock-PT-000100-CTLFireability-14: INITIAL false preprocessing
CircadianClock-PT-000100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-000100-CTLFireability-00: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-04: CONJ 0 0 0 0 2 0 2 0
CircadianClock-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-06: DISJ 0 0 0 0 5 0 1 0
CircadianClock-PT-000100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-000100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-smll-167814396800114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-000100.tgz
mv CircadianClock-PT-000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;