About the Execution of LoLA for CSRepetitions-COL-04
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
3745.668 | 260006.00 | 258813.00 | 5954.50 | FFTTFF?F?TFTT?TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r070-smll-167814396600018.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CSRepetitions-COL-04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-smll-167814396600018
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.0K Feb 25 11:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 25 11:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 11:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 11:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Feb 25 11:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 166K Feb 25 11:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 11:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 11:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 14K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-00
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-01
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-02
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-03
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-04
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-05
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-06
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-07
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-08
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-09
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-10
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-11
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-12
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-13
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-14
FORMULA_NAME CSRepetitions-COL-04-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678223721238
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-COL-04
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-07 21:15:24] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-07 21:15:24] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-07 21:15:24] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-07 21:15:25] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-07 21:15:25] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 644 ms
[2023-03-07 21:15:25] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 117 PT places and 176.0 transition bindings in 19 ms.
Parsed 16 properties from file ./CTLFireability.xml in 19 ms.
[2023-03-07 21:15:25] [INFO ] Unfolded HLPN to a Petri net with 117 places and 176 transitions 624 arcs in 27 ms.
[2023-03-07 21:15:25] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-07 21:15:25] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 65 ms.
[2023-03-07 21:15:25] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 117 places, 176 transitions and 624 arcs took 4 ms.
Total runtime 1166 ms.
starting LoLA
BK_INPUT CSRepetitions-COL-04
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA CSRepetitions-COL-04-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-04-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678223981244
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 4 (type EXCL) for 3 CSRepetitions-COL-04-CTLFireability-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:756
lola: rewrite Frontend/Parser/formula_rewrite.k:691
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 4 (type EXCL) for CSRepetitions-COL-04-CTLFireability-01
lola: result : false
lola: markings : 6731
lola: fired transitions : 17568
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 48 (type EXCL) for 6 CSRepetitions-COL-04-CTLFireability-02
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 48 (type EXCL) for CSRepetitions-COL-04-CTLFireability-02
lola: result : false
lola: markings : 136
lola: fired transitions : 150
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 CSRepetitions-COL-04-CTLFireability-07
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 22 (type EXCL) for CSRepetitions-COL-04-CTLFireability-07
lola: result : false
lola: markings : 14432
lola: fired transitions : 72133
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 CSRepetitions-COL-04-CTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for CSRepetitions-COL-04-CTLFireability-15
lola: result : false
lola: markings : 25
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 CSRepetitions-COL-04-CTLFireability-14
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for CSRepetitions-COL-04-CTLFireability-14
lola: result : true
lola: markings : 62
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 CSRepetitions-COL-04-CTLFireability-13
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 4/326 3/32 CSRepetitions-COL-04-CTLFireability-13 467304 m, 93460 m/sec, 2686708 t fired, .
Time elapsed: 8 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 9/326 5/32 CSRepetitions-COL-04-CTLFireability-13 941511 m, 94841 m/sec, 5599987 t fired, .
Time elapsed: 13 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 14/326 7/32 CSRepetitions-COL-04-CTLFireability-13 1394464 m, 90590 m/sec, 8441401 t fired, .
Time elapsed: 18 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 19/326 9/32 CSRepetitions-COL-04-CTLFireability-13 1810291 m, 83165 m/sec, 11121215 t fired, .
Time elapsed: 23 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 24/326 11/32 CSRepetitions-COL-04-CTLFireability-13 2307831 m, 99508 m/sec, 14455473 t fired, .
Time elapsed: 28 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 29/326 13/32 CSRepetitions-COL-04-CTLFireability-13 2695183 m, 77470 m/sec, 16989232 t fired, .
Time elapsed: 33 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 34/326 14/32 CSRepetitions-COL-04-CTLFireability-13 3073915 m, 75746 m/sec, 19473924 t fired, .
Time elapsed: 38 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 39/326 16/32 CSRepetitions-COL-04-CTLFireability-13 3475214 m, 80259 m/sec, 22072532 t fired, .
Time elapsed: 43 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 44/326 18/32 CSRepetitions-COL-04-CTLFireability-13 3834804 m, 71918 m/sec, 24488661 t fired, .
Time elapsed: 48 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 49/326 19/32 CSRepetitions-COL-04-CTLFireability-13 4197208 m, 72480 m/sec, 26908852 t fired, .
Time elapsed: 53 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 54/326 21/32 CSRepetitions-COL-04-CTLFireability-13 4564073 m, 73373 m/sec, 29354696 t fired, .
Time elapsed: 58 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 59/326 22/32 CSRepetitions-COL-04-CTLFireability-13 4908966 m, 68978 m/sec, 31698214 t fired, .
Time elapsed: 63 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 64/326 24/32 CSRepetitions-COL-04-CTLFireability-13 5263153 m, 70837 m/sec, 34098956 t fired, .
Time elapsed: 68 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 69/326 25/32 CSRepetitions-COL-04-CTLFireability-13 5604334 m, 68236 m/sec, 36423781 t fired, .
Time elapsed: 73 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 74/326 27/32 CSRepetitions-COL-04-CTLFireability-13 5937034 m, 66540 m/sec, 38718654 t fired, .
Time elapsed: 78 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 79/326 28/32 CSRepetitions-COL-04-CTLFireability-13 6271933 m, 66979 m/sec, 41018866 t fired, .
Time elapsed: 83 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 84/326 30/32 CSRepetitions-COL-04-CTLFireability-13 6596874 m, 64988 m/sec, 43261217 t fired, .
Time elapsed: 88 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 89/326 31/32 CSRepetitions-COL-04-CTLFireability-13 6923914 m, 65408 m/sec, 45515862 t fired, .
Time elapsed: 93 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for CSRepetitions-COL-04-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 CSRepetitions-COL-04-CTLFireability-12
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for CSRepetitions-COL-04-CTLFireability-12
lola: result : true
lola: markings : 311296
lola: fired transitions : 1359840
lola: time used : 3.000000
lola: memory pages used : 2
lola: LAUNCH task # 34 (type EXCL) for 33 CSRepetitions-COL-04-CTLFireability-11
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for CSRepetitions-COL-04-CTLFireability-11
lola: result : true
lola: markings : 65757
lola: fired transitions : 523930
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 CSRepetitions-COL-04-CTLFireability-10
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for CSRepetitions-COL-04-CTLFireability-10
lola: result : false
lola: markings : 65581
lola: fired transitions : 769015
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 CSRepetitions-COL-04-CTLFireability-09
lola: time limit : 499 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 1/499 2/32 CSRepetitions-COL-04-CTLFireability-09 317465 m, 63493 m/sec, 640928 t fired, .
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 6/499 8/32 CSRepetitions-COL-04-CTLFireability-09 1438770 m, 224261 m/sec, 2908176 t fired, .
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 28 (type EXCL) for CSRepetitions-COL-04-CTLFireability-09
lola: result : true
lola: markings : 1539814
lola: fired transitions : 3113395
lola: time used : 7.000000
lola: memory pages used : 9
lola: LAUNCH task # 25 (type EXCL) for 24 CSRepetitions-COL-04-CTLFireability-08
lola: time limit : 581 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 4/581 3/32 CSRepetitions-COL-04-CTLFireability-08 550481 m, 110096 m/sec, 2523169 t fired, .
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 9/581 5/32 CSRepetitions-COL-04-CTLFireability-08 1043390 m, 98581 m/sec, 4967930 t fired, .
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 14/581 7/32 CSRepetitions-COL-04-CTLFireability-08 1503155 m, 91953 m/sec, 7313826 t fired, .
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/581 9/32 CSRepetitions-COL-04-CTLFireability-08 1968469 m, 93062 m/sec, 9760002 t fired, .
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/581 12/32 CSRepetitions-COL-04-CTLFireability-08 2496835 m, 105673 m/sec, 12733566 t fired, .
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/581 14/32 CSRepetitions-COL-04-CTLFireability-08 2922067 m, 85046 m/sec, 15008340 t fired, .
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/581 16/32 CSRepetitions-COL-04-CTLFireability-08 3369422 m, 89471 m/sec, 17374076 t fired, .
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 39/581 18/32 CSRepetitions-COL-04-CTLFireability-08 3774478 m, 81011 m/sec, 19593560 t fired, .
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 44/581 19/32 CSRepetitions-COL-04-CTLFireability-08 4177962 m, 80696 m/sec, 21805841 t fired, .
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 49/581 21/32 CSRepetitions-COL-04-CTLFireability-08 4584643 m, 81336 m/sec, 24036424 t fired, .
Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 54/581 23/32 CSRepetitions-COL-04-CTLFireability-08 4970726 m, 77216 m/sec, 26196148 t fired, .
Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 59/581 24/32 CSRepetitions-COL-04-CTLFireability-08 5359277 m, 77710 m/sec, 28365115 t fired, .
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 64/581 26/32 CSRepetitions-COL-04-CTLFireability-08 5728446 m, 73833 m/sec, 30456685 t fired, .
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 69/581 28/32 CSRepetitions-COL-04-CTLFireability-08 6103422 m, 74995 m/sec, 32580288 t fired, .
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 74/581 29/32 CSRepetitions-COL-04-CTLFireability-08 6466711 m, 72657 m/sec, 34646983 t fired, .
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 79/581 31/32 CSRepetitions-COL-04-CTLFireability-08 6830487 m, 72755 m/sec, 36722284 t fired, .
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 84/581 32/32 CSRepetitions-COL-04-CTLFireability-08 7188790 m, 71660 m/sec, 38764507 t fired, .
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for CSRepetitions-COL-04-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 CSRepetitions-COL-04-CTLFireability-05
lola: time limit : 680 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for CSRepetitions-COL-04-CTLFireability-05
lola: result : false
lola: markings : 65759
lola: fired transitions : 589663
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 CSRepetitions-COL-04-CTLFireability-03
lola: time limit : 850 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for CSRepetitions-COL-04-CTLFireability-03
lola: result : true
lola: markings : 33
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-COL-04-CTLFireability-00
lola: time limit : 1133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for CSRepetitions-COL-04-CTLFireability-00
lola: result : false
lola: markings : 65744
lola: fired transitions : 524152
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 CSRepetitions-COL-04-CTLFireability-04
lola: time limit : 1700 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for CSRepetitions-COL-04-CTLFireability-04
lola: result : false
lola: markings : 197
lola: fired transitions : 448
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 CSRepetitions-COL-04-CTLFireability-06
lola: time limit : 3400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 3/3400 3/32 CSRepetitions-COL-04-CTLFireability-06 410851 m, 82170 m/sec, 1978413 t fired, .
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 8/3400 6/32 CSRepetitions-COL-04-CTLFireability-06 1059804 m, 129790 m/sec, 5173357 t fired, .
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 13/3400 9/32 CSRepetitions-COL-04-CTLFireability-06 1696748 m, 127388 m/sec, 8322615 t fired, .
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 18/3400 12/32 CSRepetitions-COL-04-CTLFireability-06 2319141 m, 124478 m/sec, 11427771 t fired, .
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 23/3400 15/32 CSRepetitions-COL-04-CTLFireability-06 2928145 m, 121800 m/sec, 14510632 t fired, .
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 28/3400 18/32 CSRepetitions-COL-04-CTLFireability-06 3525934 m, 119557 m/sec, 17540635 t fired, .
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 33/3400 21/32 CSRepetitions-COL-04-CTLFireability-06 4134991 m, 121811 m/sec, 20591701 t fired, .
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 38/3400 24/32 CSRepetitions-COL-04-CTLFireability-06 4764835 m, 125968 m/sec, 23677651 t fired, .
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 43/3400 27/32 CSRepetitions-COL-04-CTLFireability-06 5386657 m, 124364 m/sec, 26794270 t fired, .
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 48/3400 30/32 CSRepetitions-COL-04-CTLFireability-06 5997074 m, 122083 m/sec, 29878988 t fired, .
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for CSRepetitions-COL-04-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-04-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-04-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-04-CTLFireability-00: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-01: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-COL-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-05: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-06: CTL unknown AGGR
CSRepetitions-COL-04-CTLFireability-07: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-08: CTL unknown AGGR
CSRepetitions-COL-04-CTLFireability-09: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-10: CTL false CTL model checker
CSRepetitions-COL-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-13: CTL unknown AGGR
CSRepetitions-COL-04-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-04-CTLFireability-15: CTL false CTL model checker
Time elapsed: 253 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-COL-04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CSRepetitions-COL-04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-smll-167814396600018"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-COL-04.tgz
mv CSRepetitions-COL-04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;