Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813693000754.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CANInsertWithFailure-PT-070, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813693000754
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 30M
-rw-r--r-- 1 mcc users 7.2K Feb 26 00:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 26 00:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 00:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 26 00:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 00:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 26 00:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 00:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 00:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 30M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-070-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678508934805

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CANInsertWithFailure-PT-070
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 04:28:56] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 04:28:56] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 04:28:56] [INFO ] Load time of PNML (sax parser for PT used): 631 ms
[2023-03-11 04:28:57] [INFO ] Transformed 10644 places.
[2023-03-11 04:28:57] [INFO ] Transformed 29820 transitions.
[2023-03-11 04:28:57] [INFO ] Parsed PT model containing 10644 places and 29820 transitions and 79800 arcs in 794 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
Support contains 162 out of 10644 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 10644/10644 places, 29820/29820 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 10643 transition count 29820
Applied a total of 1 rules in 2506 ms. Remains 10643 /10644 variables (removed 1) and now considering 29820/29820 (removed 0) transitions.
// Phase 1: matrix 29820 rows 10643 cols
[2023-03-11 04:29:04] [INFO ] Computed 72 place invariants in 4617 ms
[2023-03-11 04:29:06] [INFO ] Implicit Places using invariants in 6121 ms returned []
Implicit Place search using SMT only with invariants took 6148 ms to find 0 implicit places.
[2023-03-11 04:29:06] [INFO ] Invariant cache hit.
[2023-03-11 04:29:07] [INFO ] Dead Transitions using invariants and state equation in 1171 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 10643/10644 places, 29820/29820 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9835 ms. Remains : 10643/10644 places, 29820/29820 transitions.
Support contains 162 out of 10643 places after structural reductions.
[2023-03-11 04:29:08] [INFO ] Flatten gal took : 875 ms
[2023-03-11 04:29:09] [INFO ] Flatten gal took : 742 ms
[2023-03-11 04:29:10] [INFO ] Input system was already deterministic with 29820 transitions.
Incomplete random walk after 10000 steps, including 5 resets, run finished after 954 ms. (steps per millisecond=10 ) properties (out of 103) seen :27
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 76) seen :0
Running SMT prover for 76 properties.
[2023-03-11 04:29:12] [INFO ] Invariant cache hit.
[2023-03-11 04:29:27] [INFO ] [Real]Absence check using 70 positive place invariants in 154 ms returned sat
[2023-03-11 04:29:27] [INFO ] [Real]Absence check using 70 positive and 2 generalized place invariants in 225 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:29:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:29:37] [INFO ] After 25160ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 76 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 118 out of 10643 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Drop transitions removed 454 transitions
Trivial Post-agglo rules discarded 454 transitions
Performed 454 trivial Post agglomeration. Transition count delta: 454
Iterating post reduction 0 with 454 rules applied. Total rules applied 454 place count 10643 transition count 29366
Reduce places removed 454 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 455 rules applied. Total rules applied 909 place count 10189 transition count 29365
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 910 place count 10188 transition count 29365
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 910 place count 10188 transition count 29357
Deduced a syphon composed of 8 places in 35 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 926 place count 10180 transition count 29357
Performed 4772 Post agglomeration using F-continuation condition.Transition count delta: 4772
Deduced a syphon composed of 4772 places in 9 ms
Reduce places removed 4772 places and 0 transitions.
Iterating global reduction 3 with 9544 rules applied. Total rules applied 10470 place count 5408 transition count 24585
Free-agglomeration rule (complex) applied 26 times.
Iterating global reduction 3 with 26 rules applied. Total rules applied 10496 place count 5408 transition count 24559
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 3 with 26 rules applied. Total rules applied 10522 place count 5382 transition count 24559
Partial Free-agglomeration rule applied 4875 times.
Drop transitions removed 4875 transitions
Iterating global reduction 4 with 4875 rules applied. Total rules applied 15397 place count 5382 transition count 24559
Partial Free-agglomeration rule applied 538 times.
Drop transitions removed 538 transitions
Iterating global reduction 4 with 538 rules applied. Total rules applied 15935 place count 5382 transition count 24559
Applied a total of 15935 rules in 10433 ms. Remains 5382 /10643 variables (removed 5261) and now considering 24559/29820 (removed 5261) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10438 ms. Remains : 5382/10643 places, 24559/29820 transitions.
Incomplete random walk after 10000 steps, including 23 resets, run finished after 786 ms. (steps per millisecond=12 ) properties (out of 76) seen :28
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Running SMT prover for 47 properties.
[2023-03-11 04:29:48] [INFO ] Flow matrix only has 24530 transitions (discarded 29 similar events)
// Phase 1: matrix 24530 rows 5382 cols
[2023-03-11 04:29:49] [INFO ] Computed 72 place invariants in 1064 ms
[2023-03-11 04:29:54] [INFO ] [Real]Absence check using 70 positive place invariants in 104 ms returned sat
[2023-03-11 04:29:54] [INFO ] [Real]Absence check using 70 positive and 2 generalized place invariants in 101 ms returned sat
[2023-03-11 04:30:14] [INFO ] After 14773ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:46
[2023-03-11 04:30:15] [INFO ] State equation strengthened by 23989 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:30:15] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:30:15] [INFO ] After 25422ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 47 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 81 out of 5382 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 5382/5382 places, 24559/24559 transitions.
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 4 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 0 with 28 rules applied. Total rules applied 28 place count 5368 transition count 24545
Free-agglomeration rule applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 29 place count 5368 transition count 24544
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 30 place count 5367 transition count 24544
Partial Free-agglomeration rule applied 14 times.
Drop transitions removed 14 transitions
Iterating global reduction 1 with 14 rules applied. Total rules applied 44 place count 5367 transition count 24544
Applied a total of 44 rules in 5173 ms. Remains 5367 /5382 variables (removed 15) and now considering 24544/24559 (removed 15) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5173 ms. Remains : 5367/5382 places, 24544/24559 transitions.
Incomplete random walk after 10000 steps, including 23 resets, run finished after 532 ms. (steps per millisecond=18 ) properties (out of 47) seen :17
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=27 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Running SMT prover for 30 properties.
[2023-03-11 04:30:21] [INFO ] Flow matrix only has 24527 transitions (discarded 17 similar events)
// Phase 1: matrix 24527 rows 5367 cols
[2023-03-11 04:30:22] [INFO ] Computed 72 place invariants in 1356 ms
[2023-03-11 04:30:26] [INFO ] [Real]Absence check using 70 positive place invariants in 93 ms returned sat
[2023-03-11 04:30:26] [INFO ] [Real]Absence check using 70 positive and 2 generalized place invariants in 128 ms returned sat
[2023-03-11 04:30:47] [INFO ] After 17833ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4 real:26
[2023-03-11 04:30:47] [INFO ] State equation strengthened by 24039 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:30:47] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:30:47] [INFO ] After 25532ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 30 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 56 out of 5367 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 5367/5367 places, 24544/24544 transitions.
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 4 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 22 place count 5356 transition count 24533
Partial Free-agglomeration rule applied 146 times.
Drop transitions removed 146 transitions
Iterating global reduction 0 with 146 rules applied. Total rules applied 168 place count 5356 transition count 24533
Applied a total of 168 rules in 3897 ms. Remains 5356 /5367 variables (removed 11) and now considering 24533/24544 (removed 11) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3897 ms. Remains : 5356/5367 places, 24533/24544 transitions.
[2023-03-11 04:30:52] [INFO ] Flatten gal took : 476 ms
[2023-03-11 04:30:52] [INFO ] Flatten gal took : 527 ms
[2023-03-11 04:30:54] [INFO ] Input system was already deterministic with 29820 transitions.
Computed a total of 282 stabilizing places and 490 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1983 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1987 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:30:56] [INFO ] Flatten gal took : 446 ms
[2023-03-11 04:30:57] [INFO ] Flatten gal took : 614 ms
[2023-03-11 04:30:58] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1929 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1935 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:01] [INFO ] Flatten gal took : 583 ms
[2023-03-11 04:31:01] [INFO ] Flatten gal took : 726 ms
[2023-03-11 04:31:03] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1865 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1868 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:06] [INFO ] Flatten gal took : 557 ms
[2023-03-11 04:31:06] [INFO ] Flatten gal took : 683 ms
[2023-03-11 04:31:07] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1974 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1977 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:10] [INFO ] Flatten gal took : 429 ms
[2023-03-11 04:31:10] [INFO ] Flatten gal took : 526 ms
[2023-03-11 04:31:12] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1810 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1812 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:14] [INFO ] Flatten gal took : 426 ms
[2023-03-11 04:31:15] [INFO ] Flatten gal took : 487 ms
[2023-03-11 04:31:16] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Drop transitions removed 485 transitions
Trivial Post-agglo rules discarded 485 transitions
Performed 485 trivial Post agglomeration. Transition count delta: 485
Iterating post reduction 0 with 485 rules applied. Total rules applied 485 place count 10643 transition count 29335
Reduce places removed 485 places and 0 transitions.
Iterating post reduction 1 with 485 rules applied. Total rules applied 970 place count 10158 transition count 29335
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 970 place count 10158 transition count 29333
Deduced a syphon composed of 2 places in 6 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 974 place count 10156 transition count 29333
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 12 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 2 with 136 rules applied. Total rules applied 1110 place count 10088 transition count 29265
Applied a total of 1110 rules in 4499 ms. Remains 10088 /10643 variables (removed 555) and now considering 29265/29820 (removed 555) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4501 ms. Remains : 10088/10643 places, 29265/29820 transitions.
[2023-03-11 04:31:21] [INFO ] Flatten gal took : 516 ms
[2023-03-11 04:31:21] [INFO ] Flatten gal took : 558 ms
[2023-03-11 04:31:23] [INFO ] Input system was already deterministic with 29265 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Drop transitions removed 490 transitions
Trivial Post-agglo rules discarded 490 transitions
Performed 490 trivial Post agglomeration. Transition count delta: 490
Iterating post reduction 0 with 490 rules applied. Total rules applied 490 place count 10643 transition count 29330
Reduce places removed 490 places and 0 transitions.
Iterating post reduction 1 with 490 rules applied. Total rules applied 980 place count 10153 transition count 29330
Performed 70 Post agglomeration using F-continuation condition.Transition count delta: 70
Deduced a syphon composed of 70 places in 9 ms
Reduce places removed 70 places and 0 transitions.
Iterating global reduction 2 with 140 rules applied. Total rules applied 1120 place count 10083 transition count 29260
Applied a total of 1120 rules in 4547 ms. Remains 10083 /10643 variables (removed 560) and now considering 29260/29820 (removed 560) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4547 ms. Remains : 10083/10643 places, 29260/29820 transitions.
[2023-03-11 04:31:28] [INFO ] Flatten gal took : 572 ms
[2023-03-11 04:31:29] [INFO ] Flatten gal took : 693 ms
[2023-03-11 04:31:30] [INFO ] Input system was already deterministic with 29260 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 2026 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2027 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:33] [INFO ] Flatten gal took : 541 ms
[2023-03-11 04:31:33] [INFO ] Flatten gal took : 694 ms
[2023-03-11 04:31:35] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1950 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1950 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:38] [INFO ] Flatten gal took : 664 ms
[2023-03-11 04:31:38] [INFO ] Flatten gal took : 724 ms
[2023-03-11 04:31:40] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1943 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1943 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:42] [INFO ] Flatten gal took : 553 ms
[2023-03-11 04:31:43] [INFO ] Flatten gal took : 598 ms
[2023-03-11 04:31:45] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1958 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1958 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:47] [INFO ] Flatten gal took : 617 ms
[2023-03-11 04:31:48] [INFO ] Flatten gal took : 715 ms
[2023-03-11 04:31:49] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 1957 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1959 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:31:52] [INFO ] Flatten gal took : 612 ms
[2023-03-11 04:31:53] [INFO ] Flatten gal took : 652 ms
[2023-03-11 04:31:54] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Drop transitions removed 488 transitions
Trivial Post-agglo rules discarded 488 transitions
Performed 488 trivial Post agglomeration. Transition count delta: 488
Iterating post reduction 0 with 488 rules applied. Total rules applied 488 place count 10643 transition count 29332
Reduce places removed 488 places and 0 transitions.
Iterating post reduction 1 with 488 rules applied. Total rules applied 976 place count 10155 transition count 29332
Performed 70 Post agglomeration using F-continuation condition.Transition count delta: 70
Deduced a syphon composed of 70 places in 8 ms
Reduce places removed 70 places and 0 transitions.
Iterating global reduction 2 with 140 rules applied. Total rules applied 1116 place count 10085 transition count 29262
Applied a total of 1116 rules in 4403 ms. Remains 10085 /10643 variables (removed 558) and now considering 29262/29820 (removed 558) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4404 ms. Remains : 10085/10643 places, 29262/29820 transitions.
[2023-03-11 04:31:59] [INFO ] Flatten gal took : 487 ms
[2023-03-11 04:32:00] [INFO ] Flatten gal took : 534 ms
[2023-03-11 04:32:01] [INFO ] Input system was already deterministic with 29262 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Drop transitions removed 489 transitions
Trivial Post-agglo rules discarded 489 transitions
Performed 489 trivial Post agglomeration. Transition count delta: 489
Iterating post reduction 0 with 489 rules applied. Total rules applied 489 place count 10643 transition count 29331
Reduce places removed 489 places and 0 transitions.
Iterating post reduction 1 with 489 rules applied. Total rules applied 978 place count 10154 transition count 29331
Performed 70 Post agglomeration using F-continuation condition.Transition count delta: 70
Deduced a syphon composed of 70 places in 9 ms
Reduce places removed 70 places and 0 transitions.
Iterating global reduction 2 with 140 rules applied. Total rules applied 1118 place count 10084 transition count 29261
Applied a total of 1118 rules in 4504 ms. Remains 10084 /10643 variables (removed 559) and now considering 29261/29820 (removed 559) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4505 ms. Remains : 10084/10643 places, 29261/29820 transitions.
[2023-03-11 04:32:06] [INFO ] Flatten gal took : 594 ms
[2023-03-11 04:32:07] [INFO ] Flatten gal took : 710 ms
[2023-03-11 04:32:08] [INFO ] Input system was already deterministic with 29261 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 2167 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2168 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:32:11] [INFO ] Flatten gal took : 566 ms
[2023-03-11 04:32:12] [INFO ] Flatten gal took : 643 ms
[2023-03-11 04:32:13] [INFO ] Input system was already deterministic with 29820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 10643/10643 places, 29820/29820 transitions.
Applied a total of 0 rules in 2112 ms. Remains 10643 /10643 variables (removed 0) and now considering 29820/29820 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2112 ms. Remains : 10643/10643 places, 29820/29820 transitions.
[2023-03-11 04:32:16] [INFO ] Flatten gal took : 637 ms
[2023-03-11 04:32:17] [INFO ] Flatten gal took : 618 ms
[2023-03-11 04:32:18] [INFO ] Input system was already deterministic with 29820 transitions.
[2023-03-11 04:32:19] [INFO ] Flatten gal took : 681 ms
[2023-03-11 04:32:20] [INFO ] Flatten gal took : 739 ms
[2023-03-11 04:32:20] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-11 04:32:20] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 10643 places, 29820 transitions and 79660 arcs took 78 ms.
Total runtime 203944 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CANInsertWithFailure-PT-070
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/378
CTLFireability

BK_STOP 1678509608931

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/378/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/378/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/378/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-070-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-13: EGEF 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-070-CTLFireability-15: CTL 1 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 515 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-070"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CANInsertWithFailure-PT-070, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813693000754"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-070.tgz
mv CANInsertWithFailure-PT-070 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;