Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813692800642.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CANConstruction-PT-040, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813692800642
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.9M
-rw-r--r-- 1 mcc users 11K Feb 25 21:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Feb 25 21:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 21:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 25 21:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 15:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Feb 25 15:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 21:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 25 21:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 21:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 25 21:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 15:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANConstruction-PT-040-CTLFireability-00
FORMULA_NAME CANConstruction-PT-040-CTLFireability-01
FORMULA_NAME CANConstruction-PT-040-CTLFireability-02
FORMULA_NAME CANConstruction-PT-040-CTLFireability-03
FORMULA_NAME CANConstruction-PT-040-CTLFireability-04
FORMULA_NAME CANConstruction-PT-040-CTLFireability-05
FORMULA_NAME CANConstruction-PT-040-CTLFireability-06
FORMULA_NAME CANConstruction-PT-040-CTLFireability-07
FORMULA_NAME CANConstruction-PT-040-CTLFireability-08
FORMULA_NAME CANConstruction-PT-040-CTLFireability-09
FORMULA_NAME CANConstruction-PT-040-CTLFireability-10
FORMULA_NAME CANConstruction-PT-040-CTLFireability-11
FORMULA_NAME CANConstruction-PT-040-CTLFireability-12
FORMULA_NAME CANConstruction-PT-040-CTLFireability-13
FORMULA_NAME CANConstruction-PT-040-CTLFireability-14
FORMULA_NAME CANConstruction-PT-040-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678504178853

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CANConstruction-PT-040
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 03:09:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 03:09:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 03:09:40] [INFO ] Load time of PNML (sax parser for PT used): 182 ms
[2023-03-11 03:09:40] [INFO ] Transformed 3682 places.
[2023-03-11 03:09:40] [INFO ] Transformed 6720 transitions.
[2023-03-11 03:09:40] [INFO ] Parsed PT model containing 3682 places and 6720 transitions and 20000 arcs in 263 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 169 out of 3682 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3682/3682 places, 6720/6720 transitions.
Discarding 1452 places :
Symmetric choice reduction at 0 with 1452 rule applications. Total rules 1452 place count 2230 transition count 3816
Iterating global reduction 0 with 1452 rules applied. Total rules applied 2904 place count 2230 transition count 3816
Applied a total of 2904 rules in 421 ms. Remains 2230 /3682 variables (removed 1452) and now considering 3816/6720 (removed 2904) transitions.
// Phase 1: matrix 3816 rows 2230 cols
[2023-03-11 03:09:41] [INFO ] Computed 81 place invariants in 57 ms
[2023-03-11 03:09:42] [INFO ] Implicit Places using invariants in 1186 ms returned [12, 40, 54, 68, 82, 96, 110, 124, 138, 152, 166, 180, 194, 208, 222, 236, 250, 264, 278, 292, 306, 320, 334, 348, 362, 376, 390, 418, 432, 446, 460, 474, 488, 502, 516, 530, 544, 558]
Discarding 38 places :
Implicit Place search using SMT only with invariants took 1224 ms to find 38 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 2192/3682 places, 3816/6720 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 2155 transition count 3779
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 2155 transition count 3779
Applied a total of 74 rules in 435 ms. Remains 2155 /2192 variables (removed 37) and now considering 3779/3816 (removed 37) transitions.
// Phase 1: matrix 3779 rows 2155 cols
[2023-03-11 03:09:42] [INFO ] Computed 43 place invariants in 37 ms
[2023-03-11 03:09:43] [INFO ] Implicit Places using invariants in 1118 ms returned []
[2023-03-11 03:09:43] [INFO ] Invariant cache hit.
[2023-03-11 03:09:45] [INFO ] State equation strengthened by 3160 read => feed constraints.
[2023-03-11 03:10:05] [INFO ] Implicit Places using invariants and state equation in 21231 ms returned []
Implicit Place search using SMT with State Equation took 22354 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 2155/3682 places, 3779/6720 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 24438 ms. Remains : 2155/3682 places, 3779/6720 transitions.
Support contains 169 out of 2155 places after structural reductions.
[2023-03-11 03:10:05] [INFO ] Flatten gal took : 274 ms
[2023-03-11 03:10:05] [INFO ] Flatten gal took : 154 ms
[2023-03-11 03:10:06] [INFO ] Input system was already deterministic with 3779 transitions.
Support contains 166 out of 2155 places (down from 169) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 14 resets, run finished after 506 ms. (steps per millisecond=19 ) properties (out of 100) seen :52
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 47) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 46) seen :0
Running SMT prover for 46 properties.
[2023-03-11 03:10:06] [INFO ] Invariant cache hit.
[2023-03-11 03:10:08] [INFO ] [Real]Absence check using 41 positive place invariants in 42 ms returned sat
[2023-03-11 03:10:08] [INFO ] [Real]Absence check using 41 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-11 03:10:11] [INFO ] After 1479ms SMT Verify possible using state equation in real domain returned unsat :1 sat :4 real:41
[2023-03-11 03:10:11] [INFO ] State equation strengthened by 3160 read => feed constraints.
[2023-03-11 03:10:12] [INFO ] After 962ms SMT Verify possible using 3160 Read/Feed constraints in real domain returned unsat :1 sat :0 real:45
[2023-03-11 03:10:12] [INFO ] After 5205ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:45
[2023-03-11 03:10:13] [INFO ] [Nat]Absence check using 41 positive place invariants in 41 ms returned sat
[2023-03-11 03:10:13] [INFO ] [Nat]Absence check using 41 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-11 03:10:22] [INFO ] After 7227ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :45
[2023-03-11 03:10:31] [INFO ] After 9575ms SMT Verify possible using 3160 Read/Feed constraints in natural domain returned unsat :1 sat :45
[2023-03-11 03:10:37] [INFO ] After 15066ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :45
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-11 03:10:37] [INFO ] After 25074ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :45
Fused 46 Parikh solutions to 44 different solutions.
Parikh walk visited 25 properties in 1490 ms.
Support contains 41 out of 2155 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Drop transitions removed 249 transitions
Trivial Post-agglo rules discarded 249 transitions
Performed 249 trivial Post agglomeration. Transition count delta: 249
Iterating post reduction 0 with 249 rules applied. Total rules applied 249 place count 2155 transition count 3530
Reduce places removed 249 places and 0 transitions.
Iterating post reduction 1 with 249 rules applied. Total rules applied 498 place count 1906 transition count 3530
Performed 38 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 38 Pre rules applied. Total rules applied 498 place count 1906 transition count 3492
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 2 with 76 rules applied. Total rules applied 574 place count 1868 transition count 3492
Discarding 44 places :
Symmetric choice reduction at 2 with 44 rule applications. Total rules 618 place count 1824 transition count 3404
Iterating global reduction 2 with 44 rules applied. Total rules applied 662 place count 1824 transition count 3404
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 2 with 15 rules applied. Total rules applied 677 place count 1824 transition count 3389
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 3 with 15 rules applied. Total rules applied 692 place count 1809 transition count 3389
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 2 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 4 with 96 rules applied. Total rules applied 788 place count 1761 transition count 3341
Free-agglomeration rule applied 2 times.
Iterating global reduction 4 with 2 rules applied. Total rules applied 790 place count 1761 transition count 3339
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 792 place count 1759 transition count 3339
Free-agglomeration rule (complex) applied 8 times.
Iterating global reduction 5 with 8 rules applied. Total rules applied 800 place count 1759 transition count 3331
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 808 place count 1751 transition count 3331
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 6 with 3 rules applied. Total rules applied 811 place count 1751 transition count 3331
Applied a total of 811 rules in 1170 ms. Remains 1751 /2155 variables (removed 404) and now considering 3331/3779 (removed 448) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1173 ms. Remains : 1751/2155 places, 3331/3779 transitions.
Incomplete random walk after 10000 steps, including 35 resets, run finished after 322 ms. (steps per millisecond=31 ) properties (out of 20) seen :14
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 3331 rows 1751 cols
[2023-03-11 03:10:40] [INFO ] Computed 43 place invariants in 36 ms
[2023-03-11 03:10:40] [INFO ] [Real]Absence check using 41 positive place invariants in 29 ms returned sat
[2023-03-11 03:10:40] [INFO ] [Real]Absence check using 41 positive and 2 generalized place invariants in 3 ms returned sat
[2023-03-11 03:10:41] [INFO ] After 1398ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-11 03:10:42] [INFO ] [Nat]Absence check using 41 positive place invariants in 31 ms returned sat
[2023-03-11 03:10:42] [INFO ] [Nat]Absence check using 41 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-11 03:10:43] [INFO ] After 1652ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-11 03:10:43] [INFO ] State equation strengthened by 3163 read => feed constraints.
[2023-03-11 03:10:45] [INFO ] After 1590ms SMT Verify possible using 3163 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-03-11 03:10:47] [INFO ] After 3060ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 1000 ms.
[2023-03-11 03:10:48] [INFO ] After 6310ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Parikh walk visited 0 properties in 50 ms.
Support contains 24 out of 1751 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1751/1751 places, 3331/3331 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 1741 transition count 3311
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 1741 transition count 3311
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 22 place count 1740 transition count 3310
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 24 place count 1739 transition count 3311
Applied a total of 24 rules in 406 ms. Remains 1739 /1751 variables (removed 12) and now considering 3311/3331 (removed 20) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 407 ms. Remains : 1739/1751 places, 3311/3331 transitions.
Incomplete random walk after 10000 steps, including 35 resets, run finished after 369 ms. (steps per millisecond=27 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 111656 steps, run timeout after 3001 ms. (steps per millisecond=37 ) properties seen :{}
Probabilistic random walk after 111656 steps, saw 48578 distinct states, run finished after 3003 ms. (steps per millisecond=37 ) properties seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 3311 rows 1739 cols
[2023-03-11 03:10:52] [INFO ] Computed 43 place invariants in 27 ms
[2023-03-11 03:10:52] [INFO ] [Real]Absence check using 41 positive place invariants in 33 ms returned sat
[2023-03-11 03:10:52] [INFO ] [Real]Absence check using 41 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-11 03:10:53] [INFO ] After 1398ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:4
[2023-03-11 03:10:53] [INFO ] State equation strengthened by 3167 read => feed constraints.
[2023-03-11 03:10:54] [INFO ] After 601ms SMT Verify possible using 3167 Read/Feed constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-11 03:10:54] [INFO ] After 2529ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-11 03:10:54] [INFO ] [Nat]Absence check using 41 positive place invariants in 33 ms returned sat
[2023-03-11 03:10:54] [INFO ] [Nat]Absence check using 41 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-11 03:10:56] [INFO ] After 1587ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-11 03:10:58] [INFO ] After 1785ms SMT Verify possible using 3167 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-03-11 03:11:00] [INFO ] After 3310ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 993 ms.
[2023-03-11 03:11:01] [INFO ] After 6505ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Fused 6 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 63 ms.
Support contains 24 out of 1739 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1739/1739 places, 3311/3311 transitions.
Applied a total of 0 rules in 127 ms. Remains 1739 /1739 variables (removed 0) and now considering 3311/3311 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 128 ms. Remains : 1739/1739 places, 3311/3311 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1739/1739 places, 3311/3311 transitions.
Applied a total of 0 rules in 139 ms. Remains 1739 /1739 variables (removed 0) and now considering 3311/3311 (removed 0) transitions.
[2023-03-11 03:11:01] [INFO ] Invariant cache hit.
[2023-03-11 03:11:02] [INFO ] Implicit Places using invariants in 1079 ms returned [8, 91]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 1083 ms to find 2 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 1737/1739 places, 3311/3311 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 1736 transition count 3310
Applied a total of 2 rules in 184 ms. Remains 1736 /1737 variables (removed 1) and now considering 3310/3311 (removed 1) transitions.
// Phase 1: matrix 3310 rows 1736 cols
[2023-03-11 03:11:02] [INFO ] Computed 41 place invariants in 57 ms
[2023-03-11 03:11:03] [INFO ] Implicit Places using invariants in 1128 ms returned []
[2023-03-11 03:11:03] [INFO ] Invariant cache hit.
[2023-03-11 03:11:04] [INFO ] State equation strengthened by 3164 read => feed constraints.
[2023-03-11 03:11:25] [INFO ] Implicit Places using invariants and state equation in 21882 ms returned []
Implicit Place search using SMT with State Equation took 23015 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 1736/1739 places, 3310/3311 transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 24422 ms. Remains : 1736/1739 places, 3310/3311 transitions.
Incomplete random walk after 10000 steps, including 35 resets, run finished after 384 ms. (steps per millisecond=26 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 108686 steps, run timeout after 3001 ms. (steps per millisecond=36 ) properties seen :{}
Probabilistic random walk after 108686 steps, saw 48064 distinct states, run finished after 3001 ms. (steps per millisecond=36 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-11 03:11:29] [INFO ] Invariant cache hit.
[2023-03-11 03:11:29] [INFO ] [Real]Absence check using 41 positive place invariants in 28 ms returned sat
[2023-03-11 03:11:29] [INFO ] After 431ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-11 03:11:29] [INFO ] [Nat]Absence check using 41 positive place invariants in 28 ms returned sat
[2023-03-11 03:11:31] [INFO ] After 1600ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-11 03:11:31] [INFO ] State equation strengthened by 3164 read => feed constraints.
[2023-03-11 03:11:33] [INFO ] After 1530ms SMT Verify possible using 3164 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-03-11 03:11:34] [INFO ] After 3083ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 1047 ms.
[2023-03-11 03:11:35] [INFO ] After 6180ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Parikh walk visited 0 properties in 54 ms.
Support contains 24 out of 1736 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1736/1736 places, 3310/3310 transitions.
Applied a total of 0 rules in 179 ms. Remains 1736 /1736 variables (removed 0) and now considering 3310/3310 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 182 ms. Remains : 1736/1736 places, 3310/3310 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1736/1736 places, 3310/3310 transitions.
Applied a total of 0 rules in 143 ms. Remains 1736 /1736 variables (removed 0) and now considering 3310/3310 (removed 0) transitions.
[2023-03-11 03:11:36] [INFO ] Invariant cache hit.
[2023-03-11 03:11:37] [INFO ] Implicit Places using invariants in 1161 ms returned []
[2023-03-11 03:11:37] [INFO ] Invariant cache hit.
[2023-03-11 03:11:38] [INFO ] State equation strengthened by 3164 read => feed constraints.
[2023-03-11 03:11:58] [INFO ] Implicit Places using invariants and state equation in 21471 ms returned []
Implicit Place search using SMT with State Equation took 22635 ms to find 0 implicit places.
[2023-03-11 03:11:59] [INFO ] Redundant transitions in 188 ms returned []
[2023-03-11 03:11:59] [INFO ] Invariant cache hit.
[2023-03-11 03:12:00] [INFO ] Dead Transitions using invariants and state equation in 1424 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 24402 ms. Remains : 1736/1736 places, 3310/3310 transitions.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-11 03:12:00] [INFO ] Flatten gal took : 102 ms
[2023-03-11 03:12:00] [INFO ] Flatten gal took : 114 ms
[2023-03-11 03:12:00] [INFO ] Input system was already deterministic with 3779 transitions.
Computed a total of 124 stabilizing places and 163 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Drop transitions removed 249 transitions
Trivial Post-agglo rules discarded 249 transitions
Performed 249 trivial Post agglomeration. Transition count delta: 249
Iterating post reduction 0 with 249 rules applied. Total rules applied 249 place count 2155 transition count 3530
Reduce places removed 249 places and 0 transitions.
Iterating post reduction 1 with 249 rules applied. Total rules applied 498 place count 1906 transition count 3530
Performed 38 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 38 Pre rules applied. Total rules applied 498 place count 1906 transition count 3492
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 2 with 76 rules applied. Total rules applied 574 place count 1868 transition count 3492
Discarding 68 places :
Symmetric choice reduction at 2 with 68 rule applications. Total rules 642 place count 1800 transition count 3356
Iterating global reduction 2 with 68 rules applied. Total rules applied 710 place count 1800 transition count 3356
Drop transitions removed 31 transitions
Trivial Post-agglo rules discarded 31 transitions
Performed 31 trivial Post agglomeration. Transition count delta: 31
Iterating post reduction 2 with 31 rules applied. Total rules applied 741 place count 1800 transition count 3325
Reduce places removed 31 places and 0 transitions.
Iterating post reduction 3 with 31 rules applied. Total rules applied 772 place count 1769 transition count 3325
Performed 37 Post agglomeration using F-continuation condition.Transition count delta: 37
Deduced a syphon composed of 37 places in 1 ms
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 4 with 74 rules applied. Total rules applied 846 place count 1732 transition count 3288
Applied a total of 846 rules in 487 ms. Remains 1732 /2155 variables (removed 423) and now considering 3288/3779 (removed 491) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 487 ms. Remains : 1732/2155 places, 3288/3779 transitions.
[2023-03-11 03:12:01] [INFO ] Flatten gal took : 67 ms
[2023-03-11 03:12:01] [INFO ] Flatten gal took : 78 ms
[2023-03-11 03:12:01] [INFO ] Input system was already deterministic with 3288 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 67 place count 2088 transition count 3646
Iterating global reduction 0 with 67 rules applied. Total rules applied 134 place count 2088 transition count 3646
Applied a total of 134 rules in 199 ms. Remains 2088 /2155 variables (removed 67) and now considering 3646/3779 (removed 133) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 200 ms. Remains : 2088/2155 places, 3646/3779 transitions.
[2023-03-11 03:12:02] [INFO ] Flatten gal took : 65 ms
[2023-03-11 03:12:02] [INFO ] Flatten gal took : 92 ms
[2023-03-11 03:12:02] [INFO ] Input system was already deterministic with 3646 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Drop transitions removed 242 transitions
Trivial Post-agglo rules discarded 242 transitions
Performed 242 trivial Post agglomeration. Transition count delta: 242
Iterating post reduction 0 with 242 rules applied. Total rules applied 242 place count 2155 transition count 3537
Reduce places removed 242 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 244 rules applied. Total rules applied 486 place count 1913 transition count 3535
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 488 place count 1911 transition count 3535
Performed 38 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 38 Pre rules applied. Total rules applied 488 place count 1911 transition count 3497
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 3 with 76 rules applied. Total rules applied 564 place count 1873 transition count 3497
Discarding 60 places :
Symmetric choice reduction at 3 with 60 rule applications. Total rules 624 place count 1813 transition count 3377
Iterating global reduction 3 with 60 rules applied. Total rules applied 684 place count 1813 transition count 3377
Drop transitions removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 3 with 24 rules applied. Total rules applied 708 place count 1813 transition count 3353
Reduce places removed 24 places and 0 transitions.
Iterating post reduction 4 with 24 rules applied. Total rules applied 732 place count 1789 transition count 3353
Performed 35 Post agglomeration using F-continuation condition.Transition count delta: 35
Deduced a syphon composed of 35 places in 1 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 5 with 70 rules applied. Total rules applied 802 place count 1754 transition count 3318
Applied a total of 802 rules in 390 ms. Remains 1754 /2155 variables (removed 401) and now considering 3318/3779 (removed 461) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 392 ms. Remains : 1754/2155 places, 3318/3779 transitions.
[2023-03-11 03:12:02] [INFO ] Flatten gal took : 55 ms
[2023-03-11 03:12:02] [INFO ] Flatten gal took : 61 ms
[2023-03-11 03:12:03] [INFO ] Input system was already deterministic with 3318 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 66 places :
Symmetric choice reduction at 0 with 66 rule applications. Total rules 66 place count 2089 transition count 3648
Iterating global reduction 0 with 66 rules applied. Total rules applied 132 place count 2089 transition count 3648
Applied a total of 132 rules in 171 ms. Remains 2089 /2155 variables (removed 66) and now considering 3648/3779 (removed 131) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 172 ms. Remains : 2089/2155 places, 3648/3779 transitions.
[2023-03-11 03:12:03] [INFO ] Flatten gal took : 55 ms
[2023-03-11 03:12:03] [INFO ] Flatten gal took : 69 ms
[2023-03-11 03:12:03] [INFO ] Input system was already deterministic with 3648 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 2090 transition count 3650
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 2090 transition count 3650
Applied a total of 130 rules in 172 ms. Remains 2090 /2155 variables (removed 65) and now considering 3650/3779 (removed 129) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 174 ms. Remains : 2090/2155 places, 3650/3779 transitions.
[2023-03-11 03:12:03] [INFO ] Flatten gal took : 52 ms
[2023-03-11 03:12:03] [INFO ] Flatten gal took : 57 ms
[2023-03-11 03:12:03] [INFO ] Input system was already deterministic with 3650 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Drop transitions removed 248 transitions
Trivial Post-agglo rules discarded 248 transitions
Performed 248 trivial Post agglomeration. Transition count delta: 248
Iterating post reduction 0 with 248 rules applied. Total rules applied 248 place count 2155 transition count 3531
Reduce places removed 248 places and 0 transitions.
Iterating post reduction 1 with 248 rules applied. Total rules applied 496 place count 1907 transition count 3531
Performed 38 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 38 Pre rules applied. Total rules applied 496 place count 1907 transition count 3493
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 2 with 76 rules applied. Total rules applied 572 place count 1869 transition count 3493
Discarding 62 places :
Symmetric choice reduction at 2 with 62 rule applications. Total rules 634 place count 1807 transition count 3369
Iterating global reduction 2 with 62 rules applied. Total rules applied 696 place count 1807 transition count 3369
Drop transitions removed 26 transitions
Trivial Post-agglo rules discarded 26 transitions
Performed 26 trivial Post agglomeration. Transition count delta: 26
Iterating post reduction 2 with 26 rules applied. Total rules applied 722 place count 1807 transition count 3343
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 3 with 26 rules applied. Total rules applied 748 place count 1781 transition count 3343
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: 39
Deduced a syphon composed of 39 places in 2 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 4 with 78 rules applied. Total rules applied 826 place count 1742 transition count 3304
Applied a total of 826 rules in 365 ms. Remains 1742 /2155 variables (removed 413) and now considering 3304/3779 (removed 475) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 366 ms. Remains : 1742/2155 places, 3304/3779 transitions.
[2023-03-11 03:12:04] [INFO ] Flatten gal took : 51 ms
[2023-03-11 03:12:04] [INFO ] Flatten gal took : 58 ms
[2023-03-11 03:12:04] [INFO ] Input system was already deterministic with 3304 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 2091 transition count 3652
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 2091 transition count 3652
Applied a total of 128 rules in 198 ms. Remains 2091 /2155 variables (removed 64) and now considering 3652/3779 (removed 127) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 199 ms. Remains : 2091/2155 places, 3652/3779 transitions.
[2023-03-11 03:12:04] [INFO ] Flatten gal took : 51 ms
[2023-03-11 03:12:04] [INFO ] Flatten gal took : 56 ms
[2023-03-11 03:12:05] [INFO ] Input system was already deterministic with 3652 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Drop transitions removed 248 transitions
Trivial Post-agglo rules discarded 248 transitions
Performed 248 trivial Post agglomeration. Transition count delta: 248
Iterating post reduction 0 with 248 rules applied. Total rules applied 248 place count 2155 transition count 3531
Reduce places removed 248 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 249 rules applied. Total rules applied 497 place count 1907 transition count 3530
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 498 place count 1906 transition count 3530
Performed 37 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 37 Pre rules applied. Total rules applied 498 place count 1906 transition count 3493
Deduced a syphon composed of 37 places in 1 ms
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 3 with 74 rules applied. Total rules applied 572 place count 1869 transition count 3493
Discarding 64 places :
Symmetric choice reduction at 3 with 64 rule applications. Total rules 636 place count 1805 transition count 3365
Iterating global reduction 3 with 64 rules applied. Total rules applied 700 place count 1805 transition count 3365
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 3 with 27 rules applied. Total rules applied 727 place count 1805 transition count 3338
Reduce places removed 27 places and 0 transitions.
Iterating post reduction 4 with 27 rules applied. Total rules applied 754 place count 1778 transition count 3338
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: 39
Deduced a syphon composed of 39 places in 0 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 5 with 78 rules applied. Total rules applied 832 place count 1739 transition count 3299
Applied a total of 832 rules in 326 ms. Remains 1739 /2155 variables (removed 416) and now considering 3299/3779 (removed 480) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 328 ms. Remains : 1739/2155 places, 3299/3779 transitions.
[2023-03-11 03:12:05] [INFO ] Flatten gal took : 47 ms
[2023-03-11 03:12:05] [INFO ] Flatten gal took : 53 ms
[2023-03-11 03:12:05] [INFO ] Input system was already deterministic with 3299 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 68 places :
Symmetric choice reduction at 0 with 68 rule applications. Total rules 68 place count 2087 transition count 3644
Iterating global reduction 0 with 68 rules applied. Total rules applied 136 place count 2087 transition count 3644
Applied a total of 136 rules in 170 ms. Remains 2087 /2155 variables (removed 68) and now considering 3644/3779 (removed 135) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 170 ms. Remains : 2087/2155 places, 3644/3779 transitions.
[2023-03-11 03:12:05] [INFO ] Flatten gal took : 51 ms
[2023-03-11 03:12:05] [INFO ] Flatten gal took : 57 ms
[2023-03-11 03:12:06] [INFO ] Input system was already deterministic with 3644 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 60 place count 2095 transition count 3660
Iterating global reduction 0 with 60 rules applied. Total rules applied 120 place count 2095 transition count 3660
Applied a total of 120 rules in 168 ms. Remains 2095 /2155 variables (removed 60) and now considering 3660/3779 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 169 ms. Remains : 2095/2155 places, 3660/3779 transitions.
[2023-03-11 03:12:06] [INFO ] Flatten gal took : 50 ms
[2023-03-11 03:12:06] [INFO ] Flatten gal took : 57 ms
[2023-03-11 03:12:06] [INFO ] Input system was already deterministic with 3660 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 2093 transition count 3656
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 2093 transition count 3656
Applied a total of 124 rules in 215 ms. Remains 2093 /2155 variables (removed 62) and now considering 3656/3779 (removed 123) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 215 ms. Remains : 2093/2155 places, 3656/3779 transitions.
[2023-03-11 03:12:06] [INFO ] Flatten gal took : 55 ms
[2023-03-11 03:12:06] [INFO ] Flatten gal took : 69 ms
[2023-03-11 03:12:07] [INFO ] Input system was already deterministic with 3656 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 67 place count 2088 transition count 3646
Iterating global reduction 0 with 67 rules applied. Total rules applied 134 place count 2088 transition count 3646
Applied a total of 134 rules in 189 ms. Remains 2088 /2155 variables (removed 67) and now considering 3646/3779 (removed 133) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 189 ms. Remains : 2088/2155 places, 3646/3779 transitions.
[2023-03-11 03:12:07] [INFO ] Flatten gal took : 50 ms
[2023-03-11 03:12:07] [INFO ] Flatten gal took : 57 ms
[2023-03-11 03:12:07] [INFO ] Input system was already deterministic with 3646 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 68 places :
Symmetric choice reduction at 0 with 68 rule applications. Total rules 68 place count 2087 transition count 3644
Iterating global reduction 0 with 68 rules applied. Total rules applied 136 place count 2087 transition count 3644
Applied a total of 136 rules in 169 ms. Remains 2087 /2155 variables (removed 68) and now considering 3644/3779 (removed 135) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 169 ms. Remains : 2087/2155 places, 3644/3779 transitions.
[2023-03-11 03:12:07] [INFO ] Flatten gal took : 50 ms
[2023-03-11 03:12:07] [INFO ] Flatten gal took : 64 ms
[2023-03-11 03:12:07] [INFO ] Input system was already deterministic with 3644 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 68 places :
Symmetric choice reduction at 0 with 68 rule applications. Total rules 68 place count 2087 transition count 3643
Iterating global reduction 0 with 68 rules applied. Total rules applied 136 place count 2087 transition count 3643
Applied a total of 136 rules in 171 ms. Remains 2087 /2155 variables (removed 68) and now considering 3643/3779 (removed 136) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 172 ms. Remains : 2087/2155 places, 3643/3779 transitions.
[2023-03-11 03:12:08] [INFO ] Flatten gal took : 56 ms
[2023-03-11 03:12:08] [INFO ] Flatten gal took : 65 ms
[2023-03-11 03:12:08] [INFO ] Input system was already deterministic with 3643 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 69 places :
Symmetric choice reduction at 0 with 69 rule applications. Total rules 69 place count 2086 transition count 3642
Iterating global reduction 0 with 69 rules applied. Total rules applied 138 place count 2086 transition count 3642
Applied a total of 138 rules in 171 ms. Remains 2086 /2155 variables (removed 69) and now considering 3642/3779 (removed 137) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 171 ms. Remains : 2086/2155 places, 3642/3779 transitions.
[2023-03-11 03:12:08] [INFO ] Flatten gal took : 56 ms
[2023-03-11 03:12:08] [INFO ] Flatten gal took : 62 ms
[2023-03-11 03:12:08] [INFO ] Input system was already deterministic with 3642 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2155/2155 places, 3779/3779 transitions.
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 56 place count 2099 transition count 3668
Iterating global reduction 0 with 56 rules applied. Total rules applied 112 place count 2099 transition count 3668
Applied a total of 112 rules in 173 ms. Remains 2099 /2155 variables (removed 56) and now considering 3668/3779 (removed 111) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 174 ms. Remains : 2099/2155 places, 3668/3779 transitions.
[2023-03-11 03:12:09] [INFO ] Flatten gal took : 57 ms
[2023-03-11 03:12:09] [INFO ] Flatten gal took : 63 ms
[2023-03-11 03:12:09] [INFO ] Input system was already deterministic with 3668 transitions.
[2023-03-11 03:12:09] [INFO ] Flatten gal took : 70 ms
[2023-03-11 03:12:09] [INFO ] Flatten gal took : 69 ms
[2023-03-11 03:12:09] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-11 03:12:09] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2155 places, 3779 transitions and 13967 arcs took 17 ms.
Total runtime 149157 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CANConstruction-PT-040
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA CANConstruction-PT-040-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANConstruction-PT-040-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678504499231

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 14 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 28 (type EXCL) for 27 CANConstruction-PT-040-CTLFireability-09
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 4/224 4/32 CANConstruction-PT-040-CTLFireability-09 183886 m, 36777 m/sec, 277843 t fired, .

Time elapsed: 19 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 9/224 9/32 CANConstruction-PT-040-CTLFireability-09 466934 m, 56609 m/sec, 754389 t fired, .

Time elapsed: 24 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 14/224 14/32 CANConstruction-PT-040-CTLFireability-09 714645 m, 49542 m/sec, 1197088 t fired, .

Time elapsed: 29 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 19/224 18/32 CANConstruction-PT-040-CTLFireability-09 938403 m, 44751 m/sec, 1626327 t fired, .

Time elapsed: 34 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 24/224 22/32 CANConstruction-PT-040-CTLFireability-09 1154671 m, 43253 m/sec, 2051380 t fired, .

Time elapsed: 39 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 29/224 26/32 CANConstruction-PT-040-CTLFireability-09 1357907 m, 40647 m/sec, 2451659 t fired, .

Time elapsed: 44 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 34/224 30/32 CANConstruction-PT-040-CTLFireability-09 1554572 m, 39333 m/sec, 2846801 t fired, .

Time elapsed: 49 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for CANConstruction-PT-040-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 54 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 CANConstruction-PT-040-CTLFireability-15
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for CANConstruction-PT-040-CTLFireability-15
lola: result : false
lola: markings : 192
lola: fired transitions : 197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 CANConstruction-PT-040-CTLFireability-14
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/253 6/32 CANConstruction-PT-040-CTLFireability-14 262604 m, 52520 m/sec, 404294 t fired, .

Time elapsed: 59 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/253 10/32 CANConstruction-PT-040-CTLFireability-14 502441 m, 47967 m/sec, 814924 t fired, .

Time elapsed: 64 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/253 14/32 CANConstruction-PT-040-CTLFireability-14 739647 m, 47441 m/sec, 1243791 t fired, .

Time elapsed: 69 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/253 18/32 CANConstruction-PT-040-CTLFireability-14 952607 m, 42592 m/sec, 1653619 t fired, .

Time elapsed: 74 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/253 22/32 CANConstruction-PT-040-CTLFireability-14 1156527 m, 40784 m/sec, 2055554 t fired, .

Time elapsed: 79 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/253 26/32 CANConstruction-PT-040-CTLFireability-14 1362835 m, 41261 m/sec, 2462226 t fired, .

Time elapsed: 84 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/253 30/32 CANConstruction-PT-040-CTLFireability-14 1562422 m, 39917 m/sec, 2863497 t fired, .

Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for CANConstruction-PT-040-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 CANConstruction-PT-040-CTLFireability-13
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for CANConstruction-PT-040-CTLFireability-13
lola: result : true
lola: markings : 191
lola: fired transitions : 383
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 CANConstruction-PT-040-CTLFireability-12
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for CANConstruction-PT-040-CTLFireability-12
lola: result : false
lola: markings : 1613
lola: fired transitions : 2028
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 CANConstruction-PT-040-CTLFireability-11
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for CANConstruction-PT-040-CTLFireability-11
lola: result : false
lola: markings : 242
lola: fired transitions : 966
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 CANConstruction-PT-040-CTLFireability-10
lola: time limit : 350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/350 6/32 CANConstruction-PT-040-CTLFireability-10 263811 m, 52762 m/sec, 406387 t fired, .

Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/350 10/32 CANConstruction-PT-040-CTLFireability-10 515340 m, 50305 m/sec, 837403 t fired, .

Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/350 15/32 CANConstruction-PT-040-CTLFireability-10 744234 m, 45778 m/sec, 1251957 t fired, .

Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/350 19/32 CANConstruction-PT-040-CTLFireability-10 976909 m, 46535 m/sec, 1699859 t fired, .

Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/350 23/32 CANConstruction-PT-040-CTLFireability-10 1210870 m, 46792 m/sec, 2157348 t fired, .

Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/350 28/32 CANConstruction-PT-040-CTLFireability-10 1442457 m, 46317 m/sec, 2623138 t fired, .

Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/350 32/32 CANConstruction-PT-040-CTLFireability-10 1664148 m, 44338 m/sec, 3085562 t fired, .

Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for CANConstruction-PT-040-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 CANConstruction-PT-040-CTLFireability-08
lola: time limit : 385 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for CANConstruction-PT-040-CTLFireability-08
lola: result : false
lola: markings : 242
lola: fired transitions : 242
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 CANConstruction-PT-040-CTLFireability-06
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for CANConstruction-PT-040-CTLFireability-06
lola: result : true
lola: markings : 191
lola: fired transitions : 192
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 CANConstruction-PT-040-CTLFireability-04
lola: time limit : 495 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for CANConstruction-PT-040-CTLFireability-04
lola: result : true
lola: markings : 192
lola: fired transitions : 193
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 CANConstruction-PT-040-CTLFireability-03
lola: time limit : 577 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/577 6/32 CANConstruction-PT-040-CTLFireability-03 290304 m, 58060 m/sec, 450704 t fired, .

Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/577 11/32 CANConstruction-PT-040-CTLFireability-03 567035 m, 55346 m/sec, 926980 t fired, .

Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/577 16/32 CANConstruction-PT-040-CTLFireability-03 821577 m, 50908 m/sec, 1398033 t fired, .

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/577 21/32 CANConstruction-PT-040-CTLFireability-03 1066701 m, 49024 m/sec, 1870937 t fired, .

Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/577 25/32 CANConstruction-PT-040-CTLFireability-03 1304947 m, 47649 m/sec, 2344593 t fired, .

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/577 29/32 CANConstruction-PT-040-CTLFireability-03 1513053 m, 41621 m/sec, 2765811 t fired, .

Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for CANConstruction-PT-040-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANConstruction-PT-040-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CANConstruction-PT-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CANConstruction-PT-040-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 CANConstruction-PT-040-CTLFireability-01
lola: time limit : 686 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for CANConstruction-PT-040-CTLFireability-01
lola: result : false
lola: markings : 399
lola: fired transitions : 1513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 CANConstruction-PT-040-CTLFireability-00
lola: time limit : 857 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for CANConstruction-PT-040-CTLFireability-00
lola: result : true
lola: markings : 65
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 CANConstruction-PT-040-CTLFireability-07
lola: time limit : 1143 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for CANConstruction-PT-040-CTLFireability-07
lola: result : true
lola: markings : 66
lola: fired transitions : 133
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 CANConstruction-PT-040-CTLFireability-05
lola: time limit : 1715 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for CANConstruction-PT-040-CTLFireability-05
lola: result : true
lola: markings : 64
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 CANConstruction-PT-040-CTLFireability-02
lola: time limit : 3431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for CANConstruction-PT-040-CTLFireability-02
lola: result : true
lola: markings : 68
lola: fired transitions : 139
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANConstruction-PT-040-CTLFireability-00: EGEF true CTL model checker
CANConstruction-PT-040-CTLFireability-01: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-02: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-03: CTL unknown AGGR
CANConstruction-PT-040-CTLFireability-04: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-05: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-06: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-07: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-08: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-09: CTL unknown AGGR
CANConstruction-PT-040-CTLFireability-10: CTL unknown AGGR
CANConstruction-PT-040-CTLFireability-11: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-12: CTL false CTL model checker
CANConstruction-PT-040-CTLFireability-13: CTL true CTL model checker
CANConstruction-PT-040-CTLFireability-14: CTL unknown AGGR
CANConstruction-PT-040-CTLFireability-15: CTL false CTL model checker


Time elapsed: 169 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANConstruction-PT-040"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CANConstruction-PT-040, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813692800642"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANConstruction-PT-040.tgz
mv CANConstruction-PT-040 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;