About the Execution of LoLa+red for BridgeAndVehicles-PT-V50P50N50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3089.855 | 151027.00 | 196513.00 | 151.00 | ?TFFFTTTFTTFTTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813692300265.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BridgeAndVehicles-PT-V50P50N50, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813692300265
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 17M
-rw-r--r-- 1 mcc users 30K Feb 25 12:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 169K Feb 25 12:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 597K Feb 25 12:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.3M Feb 25 12:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Feb 25 15:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 43K Feb 25 15:36 LTLCardinality.xml
-rw-r--r-- 1 mcc users 241K Feb 25 15:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 708K Feb 25 15:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 32K Feb 25 13:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 188K Feb 25 13:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.6M Feb 25 13:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 6.1M Feb 25 13:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.6K Feb 25 15:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 4.5M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-05
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-06
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-07
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-11
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-13
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14
FORMULA_NAME BridgeAndVehicles-PT-V50P50N50-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678487611452
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BridgeAndVehicles-PT-V50P50N50
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 22:33:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 22:33:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 22:33:33] [INFO ] Load time of PNML (sax parser for PT used): 237 ms
[2023-03-10 22:33:33] [INFO ] Transformed 168 places.
[2023-03-10 22:33:33] [INFO ] Transformed 5408 transitions.
[2023-03-10 22:33:33] [INFO ] Parsed PT model containing 168 places and 5408 transitions and 42330 arcs in 359 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 18 ms.
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 87 out of 168 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Applied a total of 0 rules in 70 ms. Remains 168 /168 variables (removed 0) and now considering 5408/5408 (removed 0) transitions.
[2023-03-10 22:33:34] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
// Phase 1: matrix 410 rows 168 cols
[2023-03-10 22:33:34] [INFO ] Computed 7 place invariants in 34 ms
[2023-03-10 22:33:35] [INFO ] Dead Transitions using invariants and state equation in 1868 ms found 0 transitions.
[2023-03-10 22:33:35] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
[2023-03-10 22:33:36] [INFO ] Invariant cache hit.
[2023-03-10 22:33:36] [INFO ] Implicit Places using invariants in 329 ms returned []
[2023-03-10 22:33:36] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
[2023-03-10 22:33:36] [INFO ] Invariant cache hit.
[2023-03-10 22:33:36] [INFO ] Implicit Places using invariants and state equation in 598 ms returned []
Implicit Place search using SMT with State Equation took 930 ms to find 0 implicit places.
[2023-03-10 22:33:36] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
[2023-03-10 22:33:36] [INFO ] Invariant cache hit.
[2023-03-10 22:33:38] [INFO ] Dead Transitions using invariants and state equation in 1560 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4459 ms. Remains : 168/168 places, 5408/5408 transitions.
Support contains 87 out of 168 places after structural reductions.
[2023-03-10 22:33:39] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-10 22:33:39] [INFO ] Flatten gal took : 444 ms
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 22:33:39] [INFO ] Flatten gal took : 276 ms
[2023-03-10 22:33:40] [INFO ] Input system was already deterministic with 5408 transitions.
Incomplete random walk after 10000 steps, including 23 resets, run finished after 720 ms. (steps per millisecond=13 ) properties (out of 89) seen :37
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Running SMT prover for 52 properties.
[2023-03-10 22:33:41] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
[2023-03-10 22:33:41] [INFO ] Invariant cache hit.
[2023-03-10 22:33:42] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-10 22:33:42] [INFO ] After 324ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:51
[2023-03-10 22:33:42] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-10 22:33:42] [INFO ] After 276ms SMT Verify possible using state equation in natural domain returned unsat :47 sat :5
[2023-03-10 22:33:42] [INFO ] State equation strengthened by 102 read => feed constraints.
[2023-03-10 22:33:43] [INFO ] After 641ms SMT Verify possible using 102 Read/Feed constraints in natural domain returned unsat :47 sat :5
[2023-03-10 22:33:44] [INFO ] After 1667ms SMT Verify possible using trap constraints in natural domain returned unsat :47 sat :5
Attempting to minimize the solution found.
Minimization took 544 ms.
[2023-03-10 22:33:44] [INFO ] After 2784ms SMT Verify possible using all constraints in natural domain returned unsat :47 sat :5
Fused 52 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 98 ms.
Support contains 7 out of 168 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 1542 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.30 ms
Discarding 2 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 1270 ms. Remains 166 /168 variables (removed 2) and now considering 5408/5408 (removed 0) transitions.
[2023-03-10 22:33:46] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
// Phase 1: matrix 410 rows 166 cols
[2023-03-10 22:33:46] [INFO ] Computed 5 place invariants in 8 ms
[2023-03-10 22:33:48] [INFO ] Dead Transitions using invariants and state equation in 1866 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3138 ms. Remains : 166/168 places, 5408/5408 transitions.
Incomplete random walk after 10000 steps, including 23 resets, run finished after 420 ms. (steps per millisecond=23 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 8 resets, run finished after 119 ms. (steps per millisecond=84 ) properties (out of 5) seen :2
Finished Best-First random walk after 972 steps, including 0 resets, run visited all 3 properties in 7 ms. (steps per millisecond=138 )
Successfully simplified 47 atomic propositions for a total of 14 simplifications.
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 22:33:48] [INFO ] Flatten gal took : 187 ms
[2023-03-10 22:33:48] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 22:33:49] [INFO ] Flatten gal took : 186 ms
[2023-03-10 22:33:49] [INFO ] Input system was already deterministic with 5408 transitions.
Support contains 23 out of 168 places (down from 37) after GAL structural reductions.
Computed a total of 111 stabilizing places and 204 stable transitions
Graph (complete) has 7150 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.25 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 7150 edges and 168 vertex of which 167 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.13 ms
Discarding 1 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 1150 ms. Remains 167 /168 variables (removed 1) and now considering 5408/5408 (removed 0) transitions.
[2023-03-10 22:33:50] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
// Phase 1: matrix 410 rows 167 cols
[2023-03-10 22:33:50] [INFO ] Computed 6 place invariants in 13 ms
[2023-03-10 22:33:52] [INFO ] Dead Transitions using invariants and state equation in 1671 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2831 ms. Remains : 167/168 places, 5408/5408 transitions.
[2023-03-10 22:33:52] [INFO ] Flatten gal took : 166 ms
[2023-03-10 22:33:52] [INFO ] Flatten gal took : 191 ms
[2023-03-10 22:33:53] [INFO ] Input system was already deterministic with 5408 transitions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 166 transition count 5408
Applied a total of 2 rules in 129 ms. Remains 166 /168 variables (removed 2) and now considering 5408/5408 (removed 0) transitions.
[2023-03-10 22:33:53] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
// Phase 1: matrix 410 rows 166 cols
[2023-03-10 22:33:53] [INFO ] Computed 5 place invariants in 11 ms
[2023-03-10 22:33:55] [INFO ] Dead Transitions using invariants and state equation in 1721 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1854 ms. Remains : 166/168 places, 5408/5408 transitions.
[2023-03-10 22:33:55] [INFO ] Flatten gal took : 124 ms
[2023-03-10 22:33:55] [INFO ] Flatten gal took : 153 ms
[2023-03-10 22:33:55] [INFO ] Input system was already deterministic with 5408 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 7150 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.7 ms
Discarding 2 places :
Also discarding 0 output transitions
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 2 place count 165 transition count 5407
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 165 transition count 5407
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 5 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 163 transition count 5406
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 7 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 10 place count 161 transition count 5404
Applied a total of 10 rules in 1244 ms. Remains 161 /168 variables (removed 7) and now considering 5404/5408 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1245 ms. Remains : 161/168 places, 5404/5408 transitions.
[2023-03-10 22:33:57] [INFO ] Flatten gal took : 108 ms
[2023-03-10 22:33:57] [INFO ] Flatten gal took : 123 ms
[2023-03-10 22:33:57] [INFO ] Input system was already deterministic with 5404 transitions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Applied a total of 0 rules in 72 ms. Remains 168 /168 variables (removed 0) and now considering 5408/5408 (removed 0) transitions.
[2023-03-10 22:33:57] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
// Phase 1: matrix 410 rows 168 cols
[2023-03-10 22:33:57] [INFO ] Computed 7 place invariants in 14 ms
[2023-03-10 22:33:59] [INFO ] Dead Transitions using invariants and state equation in 1675 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1748 ms. Remains : 168/168 places, 5408/5408 transitions.
[2023-03-10 22:33:59] [INFO ] Flatten gal took : 117 ms
[2023-03-10 22:33:59] [INFO ] Flatten gal took : 128 ms
[2023-03-10 22:33:59] [INFO ] Input system was already deterministic with 5408 transitions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 167 transition count 5408
Applied a total of 1 rules in 25 ms. Remains 167 /168 variables (removed 1) and now considering 5408/5408 (removed 0) transitions.
[2023-03-10 22:33:59] [INFO ] Flow matrix only has 410 transitions (discarded 4998 similar events)
// Phase 1: matrix 410 rows 167 cols
[2023-03-10 22:33:59] [INFO ] Computed 6 place invariants in 7 ms
[2023-03-10 22:34:01] [INFO ] Dead Transitions using invariants and state equation in 1582 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1609 ms. Remains : 167/168 places, 5408/5408 transitions.
[2023-03-10 22:34:01] [INFO ] Flatten gal took : 106 ms
[2023-03-10 22:34:01] [INFO ] Flatten gal took : 128 ms
[2023-03-10 22:34:01] [INFO ] Input system was already deterministic with 5408 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 7150 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.4 ms
Discarding 2 places :
Also discarding 0 output transitions
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 7 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 3 place count 165 transition count 5407
Applied a total of 3 rules in 940 ms. Remains 165 /168 variables (removed 3) and now considering 5407/5408 (removed 1) transitions.
[2023-03-10 22:34:02] [INFO ] Flow matrix only has 409 transitions (discarded 4998 similar events)
// Phase 1: matrix 409 rows 165 cols
[2023-03-10 22:34:02] [INFO ] Computed 5 place invariants in 7 ms
[2023-03-10 22:34:04] [INFO ] Dead Transitions using invariants and state equation in 1590 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2544 ms. Remains : 165/168 places, 5407/5408 transitions.
[2023-03-10 22:34:04] [INFO ] Flatten gal took : 116 ms
[2023-03-10 22:34:04] [INFO ] Flatten gal took : 130 ms
[2023-03-10 22:34:05] [INFO ] Input system was already deterministic with 5407 transitions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 166 transition count 5408
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 165 transition count 5407
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 165 transition count 5407
Applied a total of 4 rules in 43 ms. Remains 165 /168 variables (removed 3) and now considering 5407/5408 (removed 1) transitions.
[2023-03-10 22:34:05] [INFO ] Flow matrix only has 409 transitions (discarded 4998 similar events)
// Phase 1: matrix 409 rows 165 cols
[2023-03-10 22:34:05] [INFO ] Computed 5 place invariants in 3 ms
[2023-03-10 22:34:06] [INFO ] Dead Transitions using invariants and state equation in 1672 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1718 ms. Remains : 165/168 places, 5407/5408 transitions.
[2023-03-10 22:34:06] [INFO ] Flatten gal took : 112 ms
[2023-03-10 22:34:07] [INFO ] Flatten gal took : 131 ms
[2023-03-10 22:34:07] [INFO ] Input system was already deterministic with 5407 transitions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 166 transition count 5408
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 165 transition count 5407
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 165 transition count 5407
Applied a total of 4 rules in 41 ms. Remains 165 /168 variables (removed 3) and now considering 5407/5408 (removed 1) transitions.
[2023-03-10 22:34:07] [INFO ] Flow matrix only has 409 transitions (discarded 4998 similar events)
[2023-03-10 22:34:07] [INFO ] Invariant cache hit.
[2023-03-10 22:34:08] [INFO ] Dead Transitions using invariants and state equation in 1412 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1455 ms. Remains : 165/168 places, 5407/5408 transitions.
[2023-03-10 22:34:09] [INFO ] Flatten gal took : 113 ms
[2023-03-10 22:34:09] [INFO ] Flatten gal took : 124 ms
[2023-03-10 22:34:09] [INFO ] Input system was already deterministic with 5407 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 7150 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.7 ms
Discarding 2 places :
Also discarding 0 output transitions
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 2 place count 165 transition count 5407
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 165 transition count 5407
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 8 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 163 transition count 5406
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 6 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 10 place count 161 transition count 5404
Applied a total of 10 rules in 1116 ms. Remains 161 /168 variables (removed 7) and now considering 5404/5408 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1118 ms. Remains : 161/168 places, 5404/5408 transitions.
[2023-03-10 22:34:10] [INFO ] Flatten gal took : 104 ms
[2023-03-10 22:34:10] [INFO ] Flatten gal took : 137 ms
[2023-03-10 22:34:11] [INFO ] Input system was already deterministic with 5404 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 7150 edges and 168 vertex of which 167 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 0 output transitions
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 3 place count 166 transition count 5407
Applied a total of 3 rules in 1050 ms. Remains 166 /168 variables (removed 2) and now considering 5407/5408 (removed 1) transitions.
[2023-03-10 22:34:12] [INFO ] Flow matrix only has 409 transitions (discarded 4998 similar events)
// Phase 1: matrix 409 rows 166 cols
[2023-03-10 22:34:12] [INFO ] Computed 6 place invariants in 6 ms
[2023-03-10 22:34:13] [INFO ] Dead Transitions using invariants and state equation in 1546 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2599 ms. Remains : 166/168 places, 5407/5408 transitions.
[2023-03-10 22:34:13] [INFO ] Flatten gal took : 109 ms
[2023-03-10 22:34:14] [INFO ] Flatten gal took : 125 ms
[2023-03-10 22:34:14] [INFO ] Input system was already deterministic with 5407 transitions.
Finished random walk after 169 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=33 )
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 168/168 places, 5408/5408 transitions.
Graph (complete) has 7150 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.6 ms
Discarding 2 places :
Also discarding 0 output transitions
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 2 place count 165 transition count 5407
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 165 transition count 5407
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 9 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 163 transition count 5406
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 9 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 10 place count 161 transition count 5404
Applied a total of 10 rules in 1108 ms. Remains 161 /168 variables (removed 7) and now considering 5404/5408 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1110 ms. Remains : 161/168 places, 5404/5408 transitions.
[2023-03-10 22:34:15] [INFO ] Flatten gal took : 110 ms
[2023-03-10 22:34:15] [INFO ] Flatten gal took : 129 ms
[2023-03-10 22:34:16] [INFO ] Input system was already deterministic with 5404 transitions.
[2023-03-10 22:34:16] [INFO ] Flatten gal took : 122 ms
[2023-03-10 22:34:16] [INFO ] Flatten gal took : 125 ms
[2023-03-10 22:34:16] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-10 22:34:16] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 168 places, 5408 transitions and 42330 arcs took 37 ms.
Total runtime 43038 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BridgeAndVehicles-PT-V50P50N50
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678487762479
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ 0 0 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF 0 0 0 0 0 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 10
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 38 (type EXCL) for 12 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ 0 0 1 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EXEG EXCL 1/299 1/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04 --
Time elapsed: 11 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 10
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: FINISHED task # 38 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: result : true
lola: markings : 408
lola: fired transitions : 407
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 24 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08
lola: result : false
lola: markings : 356
lola: fired transitions : 355
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 27 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09
lola: result : true
lola: markings : 1015
lola: fired transitions : 1433
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 19 (type EXCL) for 12 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 41 (type FNDP) for 12 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 42 (type EQUN) for 12 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 44 (type SRCH) for 12 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 41 (type FNDP) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 19 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04 (obsolete)
lola: CANCELED task # 42 (type EQUN) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04 (obsolete)
lola: CANCELED task # 44 (type SRCH) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04 (obsolete)
lola: LAUNCH task # 30 (type EXCL) for 29 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10
lola: time limit : 512 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type SRCH) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 30 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10
lola: result : true
lola: markings : 111
lola: fired transitions : 110
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03
lola: time limit : 598 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/374/CTLCardinality-42.sara.
lola: FINISHED task # 10 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03
lola: result : false
lola: markings : 158453
lola: fired transitions : 448997
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 39 (type EXCL) for 6 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02
lola: time limit : 717 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02
lola: result : true
lola: markings : 306
lola: fired transitions : 305
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14
lola: time limit : 896 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14
lola: result : false
lola: markings : 316
lola: fired transitions : 315
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12
lola: time limit : 1195 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12
lola: result : true
lola: markings : 306
lola: fired transitions : 615
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01
lola: time limit : 1793 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01
lola: result : true
lola: markings : 408
lola: fired transitions : 407
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00
lola: time limit : 3586 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 2/3586 1/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 82542 m, 16508 m/sec, 401510 t fired, .
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 10
lola: FINISHED task # 42 (type EQUN) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 7/3586 3/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 408268 m, 65145 m/sec, 1970531 t fired, .
Time elapsed: 21 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 12/3586 5/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 754163 m, 69179 m/sec, 3782489 t fired, .
Time elapsed: 26 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 17/3586 7/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 1078300 m, 64827 m/sec, 5354950 t fired, .
Time elapsed: 31 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 22/3586 8/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 1444731 m, 73286 m/sec, 7289839 t fired, .
Time elapsed: 36 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 27/3586 10/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 1807922 m, 72638 m/sec, 9267004 t fired, .
Time elapsed: 41 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 32/3586 12/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 2133689 m, 65153 m/sec, 11050364 t fired, .
Time elapsed: 46 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 37/3586 14/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 2459399 m, 65142 m/sec, 12795217 t fired, .
Time elapsed: 51 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 42/3586 16/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 2795940 m, 67308 m/sec, 14560563 t fired, .
Time elapsed: 56 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 47/3586 17/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 3156897 m, 72191 m/sec, 16539494 t fired, .
Time elapsed: 61 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 52/3586 19/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 3521181 m, 72856 m/sec, 18524339 t fired, .
Time elapsed: 66 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 57/3586 21/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 3860279 m, 67819 m/sec, 20435923 t fired, .
Time elapsed: 71 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 62/3586 23/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 4186964 m, 65337 m/sec, 22230626 t fired, .
Time elapsed: 76 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 67/3586 25/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 4511626 m, 64932 m/sec, 24023452 t fired, .
Time elapsed: 81 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 72/3586 26/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 4832704 m, 64215 m/sec, 25740838 t fired, .
Time elapsed: 86 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 77/3586 28/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 5183065 m, 70072 m/sec, 27678623 t fired, .
Time elapsed: 91 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 82/3586 30/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 5544244 m, 72235 m/sec, 29691675 t fired, .
Time elapsed: 96 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 87/3586 32/32 BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 5909961 m, 73143 m/sec, 31723773 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 1 (type EXCL) for BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: Portfolio finished: no open tasks 10
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-00: CTL unknown AGGR
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-01: EU true state space /EU
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-02: AGAF false state space /EFEG
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-03: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-04: DISJ false DISJ
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-08: AGEF false tscc_search
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-09: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-10: EXEF true state space /EXEF
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-12: EGEF true CTL model checker
BridgeAndVehicles-PT-V50P50N50-CTLCardinality-14: AGEF false tscc_search
Time elapsed: 106 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V50P50N50"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BridgeAndVehicles-PT-V50P50N50, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813692300265"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V50P50N50.tgz
mv BridgeAndVehicles-PT-V50P50N50 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;