Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813692200226.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BridgeAndVehicles-PT-V50P20N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813692200226
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.4M
-rw-r--r-- 1 mcc users 20K Feb 25 12:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 116K Feb 25 12:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 111K Feb 25 12:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 455K Feb 25 12:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.2K Feb 25 15:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 41K Feb 25 15:36 LTLCardinality.xml
-rw-r--r-- 1 mcc users 58K Feb 25 15:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 185K Feb 25 15:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 31K Feb 25 12:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 186K Feb 25 12:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 218K Feb 25 12:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 856K Feb 25 12:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.9K Feb 25 15:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-00
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-01
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-02
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-03
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-04
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-05
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-06
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-07
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-08
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-09
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-10
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-11
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-12
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-13
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-14
FORMULA_NAME BridgeAndVehicles-PT-V50P20N10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678484981541

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BridgeAndVehicles-PT-V50P20N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 21:49:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 21:49:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 21:49:44] [INFO ] Load time of PNML (sax parser for PT used): 119 ms
[2023-03-10 21:49:44] [INFO ] Transformed 128 places.
[2023-03-10 21:49:44] [INFO ] Transformed 1328 transitions.
[2023-03-10 21:49:44] [INFO ] Parsed PT model containing 128 places and 1328 transitions and 10010 arcs in 221 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Support contains 126 out of 128 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 128/128 places, 1328/1328 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 126 transition count 1328
Applied a total of 2 rules in 29 ms. Remains 126 /128 variables (removed 2) and now considering 1328/1328 (removed 0) transitions.
[2023-03-10 21:49:44] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
// Phase 1: matrix 250 rows 126 cols
[2023-03-10 21:49:44] [INFO ] Computed 5 place invariants in 15 ms
[2023-03-10 21:49:45] [INFO ] Dead Transitions using invariants and state equation in 858 ms found 0 transitions.
[2023-03-10 21:49:45] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
[2023-03-10 21:49:45] [INFO ] Invariant cache hit.
[2023-03-10 21:49:45] [INFO ] Implicit Places using invariants in 45 ms returned []
[2023-03-10 21:49:45] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
[2023-03-10 21:49:45] [INFO ] Invariant cache hit.
[2023-03-10 21:49:45] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:49:45] [INFO ] Implicit Places using invariants and state equation in 116 ms returned []
Implicit Place search using SMT with State Equation took 168 ms to find 0 implicit places.
[2023-03-10 21:49:45] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
[2023-03-10 21:49:45] [INFO ] Invariant cache hit.
[2023-03-10 21:49:45] [INFO ] Dead Transitions using invariants and state equation in 348 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 126/128 places, 1328/1328 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1466 ms. Remains : 126/128 places, 1328/1328 transitions.
Support contains 126 out of 126 places after structural reductions.
[2023-03-10 21:49:46] [INFO ] Flatten gal took : 310 ms
[2023-03-10 21:49:47] [INFO ] Flatten gal took : 274 ms
[2023-03-10 21:49:48] [INFO ] Input system was already deterministic with 1328 transitions.
Incomplete random walk after 10000 steps, including 22 resets, run finished after 867 ms. (steps per millisecond=11 ) properties (out of 83) seen :27
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=23 ) properties (out of 56) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=17 ) properties (out of 55) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Running SMT prover for 53 properties.
[2023-03-10 21:49:50] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
[2023-03-10 21:49:50] [INFO ] Invariant cache hit.
[2023-03-10 21:49:52] [INFO ] [Real]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-10 21:49:52] [INFO ] After 400ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:51
[2023-03-10 21:49:52] [INFO ] [Nat]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-10 21:49:55] [INFO ] After 2572ms SMT Verify possible using state equation in natural domain returned unsat :11 sat :42
[2023-03-10 21:49:55] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:50:02] [INFO ] After 7431ms SMT Verify possible using 22 Read/Feed constraints in natural domain returned unsat :11 sat :42
[2023-03-10 21:50:08] [INFO ] Deduced a trap composed of 14 places in 267 ms of which 14 ms to minimize.
[2023-03-10 21:50:08] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 304 ms
[2023-03-10 21:50:14] [INFO ] After 19406ms SMT Verify possible using trap constraints in natural domain returned unsat :16 sat :37
Attempting to minimize the solution found.
Minimization took 2582 ms.
[2023-03-10 21:50:17] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :16 sat :36
Fused 53 Parikh solutions to 37 different solutions.
Parikh walk visited 0 properties in 816 ms.
Support contains 89 out of 126 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 247 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:50:18] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 125 cols
[2023-03-10 21:50:18] [INFO ] Computed 5 place invariants in 15 ms
[2023-03-10 21:50:18] [INFO ] Dead Transitions using invariants and state equation in 736 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 986 ms. Remains : 125/126 places, 1327/1328 transitions.
Incomplete random walk after 10000 steps, including 26 resets, run finished after 600 ms. (steps per millisecond=16 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 79 ms. (steps per millisecond=12 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 37) seen :0
Interrupted probabilistic random walk after 112084 steps, run timeout after 3001 ms. (steps per millisecond=37 ) properties seen :{}
Probabilistic random walk after 112084 steps, saw 33527 distinct states, run finished after 3004 ms. (steps per millisecond=37 ) properties seen :0
Running SMT prover for 37 properties.
[2023-03-10 21:50:23] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:50:23] [INFO ] Invariant cache hit.
[2023-03-10 21:50:23] [INFO ] [Real]Absence check using 5 positive place invariants in 3 ms returned sat
[2023-03-10 21:50:25] [INFO ] After 1902ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:37
[2023-03-10 21:50:25] [INFO ] [Nat]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-10 21:50:27] [INFO ] After 1990ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :37
[2023-03-10 21:50:27] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:50:32] [INFO ] After 4971ms SMT Verify possible using 22 Read/Feed constraints in natural domain returned unsat :0 sat :37
[2023-03-10 21:50:34] [INFO ] Deduced a trap composed of 4 places in 199 ms of which 1 ms to minimize.
[2023-03-10 21:50:34] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 226 ms
[2023-03-10 21:50:37] [INFO ] After 10081ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :37
Attempting to minimize the solution found.
Minimization took 6739 ms.
[2023-03-10 21:50:44] [INFO ] After 19074ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :37
Parikh walk visited 2 properties in 289 ms.
Support contains 87 out of 125 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 125/125 places, 1327/1327 transitions.
Applied a total of 0 rules in 157 ms. Remains 125 /125 variables (removed 0) and now considering 1327/1327 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 157 ms. Remains : 125/125 places, 1327/1327 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 125/125 places, 1327/1327 transitions.
Applied a total of 0 rules in 183 ms. Remains 125 /125 variables (removed 0) and now considering 1327/1327 (removed 0) transitions.
[2023-03-10 21:50:45] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:50:45] [INFO ] Invariant cache hit.
[2023-03-10 21:50:45] [INFO ] Implicit Places using invariants in 102 ms returned []
[2023-03-10 21:50:45] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:50:45] [INFO ] Invariant cache hit.
[2023-03-10 21:50:45] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:50:45] [INFO ] Implicit Places using invariants and state equation in 590 ms returned [52, 107]
Discarding 2 places :
Implicit Place search using SMT with State Equation took 711 ms to find 2 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 123/125 places, 1327/1327 transitions.
Applied a total of 0 rules in 183 ms. Remains 123 /123 variables (removed 0) and now considering 1327/1327 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 1078 ms. Remains : 123/125 places, 1327/1327 transitions.
Incomplete random walk after 10000 steps, including 26 resets, run finished after 644 ms. (steps per millisecond=15 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=15 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=24 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=18 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 35) seen :0
Interrupted probabilistic random walk after 104540 steps, run timeout after 3004 ms. (steps per millisecond=34 ) properties seen :{}
Probabilistic random walk after 104540 steps, saw 30975 distinct states, run finished after 3005 ms. (steps per millisecond=34 ) properties seen :0
Running SMT prover for 35 properties.
[2023-03-10 21:50:50] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 123 cols
[2023-03-10 21:50:50] [INFO ] Computed 5 place invariants in 1 ms
[2023-03-10 21:50:51] [INFO ] [Real]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-10 21:50:52] [INFO ] After 1645ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:35
[2023-03-10 21:50:52] [INFO ] [Nat]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-10 21:50:54] [INFO ] After 1600ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :35
[2023-03-10 21:50:54] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:50:56] [INFO ] After 2631ms SMT Verify possible using 22 Read/Feed constraints in natural domain returned unsat :0 sat :35
[2023-03-10 21:51:01] [INFO ] After 7080ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :35
Attempting to minimize the solution found.
Minimization took 12471 ms.
[2023-03-10 21:51:13] [INFO ] After 21424ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :34
Parikh walk visited 0 properties in 534 ms.
Support contains 87 out of 123 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 123/123 places, 1327/1327 transitions.
Applied a total of 0 rules in 110 ms. Remains 123 /123 variables (removed 0) and now considering 1327/1327 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 111 ms. Remains : 123/123 places, 1327/1327 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 123/123 places, 1327/1327 transitions.
Applied a total of 0 rules in 58 ms. Remains 123 /123 variables (removed 0) and now considering 1327/1327 (removed 0) transitions.
[2023-03-10 21:51:14] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:51:14] [INFO ] Invariant cache hit.
[2023-03-10 21:51:14] [INFO ] Implicit Places using invariants in 75 ms returned []
[2023-03-10 21:51:14] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:51:14] [INFO ] Invariant cache hit.
[2023-03-10 21:51:14] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:51:14] [INFO ] Implicit Places using invariants and state equation in 301 ms returned []
Implicit Place search using SMT with State Equation took 393 ms to find 0 implicit places.
[2023-03-10 21:51:15] [INFO ] Redundant transitions in 63 ms returned []
[2023-03-10 21:51:15] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:51:15] [INFO ] Invariant cache hit.
[2023-03-10 21:51:16] [INFO ] Dead Transitions using invariants and state equation in 1723 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2260 ms. Remains : 123/123 places, 1327/1327 transitions.
Ensure Unique test removed 1078 transitions
Reduce isomorphic transitions removed 1078 transitions.
Iterating post reduction 0 with 1078 rules applied. Total rules applied 1078 place count 123 transition count 249
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 1082 place count 121 transition count 247
Applied a total of 1082 rules in 9 ms. Remains 121 /123 variables (removed 2) and now considering 247/1327 (removed 1080) transitions.
Running SMT prover for 35 properties.
// Phase 1: matrix 247 rows 121 cols
[2023-03-10 21:51:16] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-10 21:51:17] [INFO ] [Real]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-10 21:51:18] [INFO ] After 1810ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:35
[2023-03-10 21:51:19] [INFO ] [Nat]Absence check using 5 positive place invariants in 1 ms returned sat
[2023-03-10 21:51:20] [INFO ] After 1719ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :35
[2023-03-10 21:51:22] [INFO ] After 3805ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :35
Attempting to minimize the solution found.
Minimization took 1488 ms.
[2023-03-10 21:51:24] [INFO ] After 5534ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :35
Successfully simplified 16 atomic propositions for a total of 16 simplifications.
[2023-03-10 21:51:24] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-10 21:51:24] [INFO ] Flatten gal took : 120 ms
[2023-03-10 21:51:24] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 21:51:25] [INFO ] Flatten gal took : 126 ms
[2023-03-10 21:51:25] [INFO ] Input system was already deterministic with 1328 transitions.
Computed a total of 109 stabilizing places and 204 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Applied a total of 0 rules in 5 ms. Remains 126 /126 variables (removed 0) and now considering 1328/1328 (removed 0) transitions.
[2023-03-10 21:51:26] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
// Phase 1: matrix 250 rows 126 cols
[2023-03-10 21:51:26] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-10 21:51:26] [INFO ] Dead Transitions using invariants and state equation in 521 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 547 ms. Remains : 126/126 places, 1328/1328 transitions.
[2023-03-10 21:51:26] [INFO ] Flatten gal took : 91 ms
[2023-03-10 21:51:26] [INFO ] Flatten gal took : 78 ms
[2023-03-10 21:51:26] [INFO ] Input system was already deterministic with 1328 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 118 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:27] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 125 cols
[2023-03-10 21:51:27] [INFO ] Computed 5 place invariants in 3 ms
[2023-03-10 21:51:27] [INFO ] Dead Transitions using invariants and state equation in 477 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 597 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:27] [INFO ] Flatten gal took : 35 ms
[2023-03-10 21:51:27] [INFO ] Flatten gal took : 44 ms
[2023-03-10 21:51:27] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Applied a total of 0 rules in 6 ms. Remains 126 /126 variables (removed 0) and now considering 1328/1328 (removed 0) transitions.
[2023-03-10 21:51:27] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
// Phase 1: matrix 250 rows 126 cols
[2023-03-10 21:51:27] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-10 21:51:28] [INFO ] Dead Transitions using invariants and state equation in 566 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 575 ms. Remains : 126/126 places, 1328/1328 transitions.
[2023-03-10 21:51:28] [INFO ] Flatten gal took : 30 ms
[2023-03-10 21:51:28] [INFO ] Flatten gal took : 35 ms
[2023-03-10 21:51:28] [INFO ] Input system was already deterministic with 1328 transitions.
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 17 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:28] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 125 cols
[2023-03-10 21:51:28] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-10 21:51:28] [INFO ] Dead Transitions using invariants and state equation in 396 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 415 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:29] [INFO ] Flatten gal took : 28 ms
[2023-03-10 21:51:29] [INFO ] Flatten gal took : 33 ms
[2023-03-10 21:51:29] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 78 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:29] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:51:29] [INFO ] Invariant cache hit.
[2023-03-10 21:51:29] [INFO ] Dead Transitions using invariants and state equation in 381 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 461 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:29] [INFO ] Flatten gal took : 38 ms
[2023-03-10 21:51:29] [INFO ] Flatten gal took : 53 ms
[2023-03-10 21:51:29] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Applied a total of 0 rules in 5 ms. Remains 126 /126 variables (removed 0) and now considering 1328/1328 (removed 0) transitions.
[2023-03-10 21:51:29] [INFO ] Flow matrix only has 250 transitions (discarded 1078 similar events)
// Phase 1: matrix 250 rows 126 cols
[2023-03-10 21:51:29] [INFO ] Computed 5 place invariants in 1 ms
[2023-03-10 21:51:30] [INFO ] Dead Transitions using invariants and state equation in 569 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 575 ms. Remains : 126/126 places, 1328/1328 transitions.
[2023-03-10 21:51:30] [INFO ] Flatten gal took : 31 ms
[2023-03-10 21:51:30] [INFO ] Flatten gal took : 38 ms
[2023-03-10 21:51:30] [INFO ] Input system was already deterministic with 1328 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 140 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:30] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 125 cols
[2023-03-10 21:51:30] [INFO ] Computed 5 place invariants in 5 ms
[2023-03-10 21:51:31] [INFO ] Dead Transitions using invariants and state equation in 496 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 651 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:31] [INFO ] Flatten gal took : 48 ms
[2023-03-10 21:51:31] [INFO ] Flatten gal took : 71 ms
[2023-03-10 21:51:31] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 14 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:31] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 125 cols
[2023-03-10 21:51:31] [INFO ] Computed 5 place invariants in 5 ms
[2023-03-10 21:51:32] [INFO ] Dead Transitions using invariants and state equation in 864 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 894 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:32] [INFO ] Flatten gal took : 34 ms
[2023-03-10 21:51:32] [INFO ] Flatten gal took : 34 ms
[2023-03-10 21:51:32] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 40 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:32] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:51:32] [INFO ] Invariant cache hit.
[2023-03-10 21:51:33] [INFO ] Dead Transitions using invariants and state equation in 578 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 621 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:33] [INFO ] Flatten gal took : 38 ms
[2023-03-10 21:51:33] [INFO ] Flatten gal took : 44 ms
[2023-03-10 21:51:33] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 5 place count 123 transition count 1326
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 9 place count 121 transition count 1324
Applied a total of 9 rules in 131 ms. Remains 121 /126 variables (removed 5) and now considering 1324/1328 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 132 ms. Remains : 121/126 places, 1324/1328 transitions.
[2023-03-10 21:51:33] [INFO ] Flatten gal took : 34 ms
[2023-03-10 21:51:33] [INFO ] Flatten gal took : 36 ms
[2023-03-10 21:51:34] [INFO ] Input system was already deterministic with 1324 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 5 place count 123 transition count 1326
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 14 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 9 place count 121 transition count 1324
Applied a total of 9 rules in 210 ms. Remains 121 /126 variables (removed 5) and now considering 1324/1328 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 210 ms. Remains : 121/126 places, 1324/1328 transitions.
[2023-03-10 21:51:34] [INFO ] Flatten gal took : 26 ms
[2023-03-10 21:51:34] [INFO ] Flatten gal took : 29 ms
[2023-03-10 21:51:34] [INFO ] Input system was already deterministic with 1324 transitions.
Incomplete random walk after 10000 steps, including 32 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 15 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 461784 steps, run timeout after 3001 ms. (steps per millisecond=153 ) properties seen :{}
Probabilistic random walk after 461784 steps, saw 137209 distinct states, run finished after 3001 ms. (steps per millisecond=153 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-10 21:51:37] [INFO ] Flow matrix only has 246 transitions (discarded 1078 similar events)
// Phase 1: matrix 246 rows 121 cols
[2023-03-10 21:51:37] [INFO ] Computed 4 place invariants in 15 ms
[2023-03-10 21:51:37] [INFO ] [Real]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-10 21:51:37] [INFO ] After 198ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 21:51:37] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-10 21:51:37] [INFO ] After 115ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-10 21:51:37] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-10 21:51:38] [INFO ] After 265ms SMT Verify possible using 22 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-10 21:51:38] [INFO ] After 327ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 67 ms.
[2023-03-10 21:51:38] [INFO ] After 583ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 28 ms.
Support contains 4 out of 121 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 121/121 places, 1324/1324 transitions.
Applied a total of 0 rules in 81 ms. Remains 121 /121 variables (removed 0) and now considering 1324/1324 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 81 ms. Remains : 121/121 places, 1324/1324 transitions.
Incomplete random walk after 1000000 steps, including 3200 resets, run finished after 5728 ms. (steps per millisecond=174 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000000 steps, including 1553 resets, run finished after 2701 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Finished probabilistic random walk after 676619 steps, run visited all 1 properties in 5400 ms. (steps per millisecond=125 )
Probabilistic random walk after 676619 steps, saw 196343 distinct states, run finished after 5402 ms. (steps per millisecond=125 ) properties seen :1
FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 26 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:52] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
// Phase 1: matrix 249 rows 125 cols
[2023-03-10 21:51:52] [INFO ] Computed 5 place invariants in 3 ms
[2023-03-10 21:51:53] [INFO ] Dead Transitions using invariants and state equation in 699 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 760 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:53] [INFO ] Flatten gal took : 43 ms
[2023-03-10 21:51:53] [INFO ] Flatten gal took : 43 ms
[2023-03-10 21:51:53] [INFO ] Input system was already deterministic with 1327 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 5 place count 123 transition count 1326
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 9 place count 121 transition count 1324
Applied a total of 9 rules in 100 ms. Remains 121 /126 variables (removed 5) and now considering 1324/1328 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 101 ms. Remains : 121/126 places, 1324/1328 transitions.
[2023-03-10 21:51:53] [INFO ] Flatten gal took : 26 ms
[2023-03-10 21:51:53] [INFO ] Flatten gal took : 30 ms
[2023-03-10 21:51:53] [INFO ] Input system was already deterministic with 1324 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 126/126 places, 1328/1328 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 125 transition count 1327
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 125 transition count 1327
Applied a total of 2 rules in 84 ms. Remains 125 /126 variables (removed 1) and now considering 1327/1328 (removed 1) transitions.
[2023-03-10 21:51:53] [INFO ] Flow matrix only has 249 transitions (discarded 1078 similar events)
[2023-03-10 21:51:53] [INFO ] Invariant cache hit.
[2023-03-10 21:51:54] [INFO ] Dead Transitions using invariants and state equation in 585 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 684 ms. Remains : 125/126 places, 1327/1328 transitions.
[2023-03-10 21:51:54] [INFO ] Flatten gal took : 28 ms
[2023-03-10 21:51:54] [INFO ] Flatten gal took : 31 ms
[2023-03-10 21:51:54] [INFO ] Input system was already deterministic with 1327 transitions.
[2023-03-10 21:51:54] [INFO ] Flatten gal took : 104 ms
[2023-03-10 21:51:55] [INFO ] Flatten gal took : 188 ms
[2023-03-10 21:51:55] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 79 ms.
[2023-03-10 21:51:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 126 places, 1328 transitions and 10008 arcs took 56 ms.
Total runtime 131763 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BridgeAndVehicles-PT-V50P20N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P20N10-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393356 kB
MemFree: 1041332 kB
After kill :
MemTotal: 16393356 kB
MemFree: 16088228 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-PT-V50P20N10-CTLFireability-00
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 1 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-00
lola: result : false
lola: markings : 5142
lola: fired transitions : 7878
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 25 (type EXCL) for 24 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 40 (type FNDP) for 30 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 41 (type EQUN) for 30 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 44 (type SRCH) for 30 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 44 (type SRCH) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-13
lola: result : unknown
lola: markings : 24
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/373/CTLFireability-41.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 3/297 1/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 132488 m, 26497 m/sec, 353676 t fired, .
40 EF FNDP 2/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 28031 t fired, 67 attempts, .
41 EF STEQ 2/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 34 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 8/297 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 356024 m, 44707 m/sec, 960329 t fired, .
40 EF FNDP 7/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 142031 t fired, 389 attempts, .
41 EF STEQ 7/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 39 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 13/297 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 521811 m, 33157 m/sec, 1411210 t fired, .
40 EF FNDP 12/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 287963 t fired, 826 attempts, .
41 EF STEQ 12/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 44 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 18/297 5/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 771329 m, 49903 m/sec, 2090795 t fired, .
40 EF FNDP 17/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 400175 t fired, 1167 attempts, .
41 EF STEQ 17/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 49 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 23/297 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 1066044 m, 58943 m/sec, 2990489 t fired, .
40 EF FNDP 22/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 480693 t fired, 1414 attempts, .
41 EF STEQ 22/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 54 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 28/297 8/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 1353107 m, 57412 m/sec, 4006519 t fired, .
40 EF FNDP 27/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 566752 t fired, 1679 attempts, .
41 EF STEQ 27/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 59 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 33/297 9/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 1606567 m, 50692 m/sec, 4914607 t fired, .
40 EF FNDP 32/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 646895 t fired, 1929 attempts, .
41 EF STEQ 32/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 64 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 38/297 11/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 1866209 m, 51928 m/sec, 5848989 t fired, .
40 EF FNDP 37/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 728778 t fired, 2184 attempts, .
41 EF STEQ 37/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 69 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 43/297 12/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 2129939 m, 52746 m/sec, 6768948 t fired, .
40 EF FNDP 42/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 813147 t fired, 2447 attempts, .
41 EF STEQ 42/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 74 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 48/297 14/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 2383679 m, 50748 m/sec, 7664647 t fired, .
40 EF FNDP 47/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 900113 t fired, 2719 attempts, .
41 EF STEQ 47/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 79 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 53/297 15/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 2661813 m, 55626 m/sec, 8658213 t fired, .
40 EF FNDP 52/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 987065 t fired, 2991 attempts, .
41 EF STEQ 52/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 84 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 58/297 17/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 2935874 m, 54812 m/sec, 9643864 t fired, .
40 EF FNDP 57/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1073761 t fired, 3262 attempts, .
41 EF STEQ 57/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 89 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 63/297 18/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 3203927 m, 53610 m/sec, 10600580 t fired, .
40 EF FNDP 62/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1161313 t fired, 3536 attempts, .
41 EF STEQ 62/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 94 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 68/297 20/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 3491529 m, 57520 m/sec, 11596151 t fired, .
40 EF FNDP 67/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1248682 t fired, 3810 attempts, .
41 EF STEQ 67/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 99 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 73/297 21/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 3776532 m, 57000 m/sec, 12610474 t fired, .
40 EF FNDP 72/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1336088 t fired, 4084 attempts, .
41 EF STEQ 72/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 104 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 78/297 23/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 4055127 m, 55719 m/sec, 13611076 t fired, .
40 EF FNDP 77/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1423513 t fired, 4358 attempts, .
41 EF STEQ 77/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 109 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 83/297 24/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 4323330 m, 53640 m/sec, 14574876 t fired, .
40 EF FNDP 82/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1510704 t fired, 4631 attempts, .
41 EF STEQ 82/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 114 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 88/297 26/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 4573153 m, 49964 m/sec, 15458333 t fired, .
40 EF FNDP 87/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1598353 t fired, 4907 attempts, .
41 EF STEQ 87/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 119 secs. Pages in use: 26
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 93/297 27/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 4853055 m, 55980 m/sec, 16430243 t fired, .
40 EF FNDP 92/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1695139 t fired, 5211 attempts, .
41 EF STEQ 92/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 124 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 98/297 29/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 5107942 m, 50977 m/sec, 17336490 t fired, .
40 EF FNDP 97/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1790598 t fired, 5511 attempts, .
41 EF STEQ 97/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 129 secs. Pages in use: 29
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 103/297 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 5295097 m, 37431 m/sec, 18003988 t fired, .
40 EF FNDP 102/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1908126 t fired, 5881 attempts, .
41 EF STEQ 102/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 134 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 108/297 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 5453638 m, 31708 m/sec, 18574835 t fired, .
40 EF FNDP 107/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2003326 t fired, 6180 attempts, .
41 EF STEQ 107/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 139 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 113/297 31/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 5620709 m, 33414 m/sec, 19175323 t fired, .
40 EF FNDP 112/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2110106 t fired, 6515 attempts, .
41 EF STEQ 112/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 144 secs. Pages in use: 31
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 118/297 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 5753324 m, 26523 m/sec, 19651813 t fired, .
40 EF FNDP 117/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2198595 t fired, 6794 attempts, .
41 EF STEQ 117/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 122/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2295164 t fired, 7097 attempts, .
41 EF STEQ 122/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 154 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 BridgeAndVehicles-PT-V50P20N10-CTLFireability-07
lola: time limit : 313 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/313 4/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-07 506896 m, 101379 m/sec, 1780788 t fired, .
40 EF FNDP 127/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2390211 t fired, 7395 attempts, .
41 EF STEQ 127/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/313 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-07 891665 m, 76953 m/sec, 3073982 t fired, .
40 EF FNDP 132/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2491129 t fired, 7712 attempts, .
41 EF STEQ 132/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 164 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/313 9/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-07 1298257 m, 81318 m/sec, 4241190 t fired, .
40 EF FNDP 137/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2591054 t fired, 8027 attempts, .
41 EF STEQ 137/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 169 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: FINISHED task # 22 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-07
lola: result : false
lola: markings : 1309766
lola: fired transitions : 4265287
lola: time used : 15.000000
lola: memory pages used : 9
lola: LAUNCH task # 16 (type EXCL) for 15 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05
lola: time limit : 343 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/343 2/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 328278 m, 65655 m/sec, 1335068 t fired, .
40 EF FNDP 142/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2672014 t fired, 8282 attempts, .
41 EF STEQ 142/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 174 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/343 4/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 676323 m, 69609 m/sec, 2763373 t fired, .
40 EF FNDP 147/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2763245 t fired, 8570 attempts, .
41 EF STEQ 147/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 179 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/343 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 998006 m, 64336 m/sec, 4219031 t fired, .
40 EF FNDP 152/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2851702 t fired, 8848 attempts, .
41 EF STEQ 152/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 184 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/343 8/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 1296926 m, 59784 m/sec, 5705731 t fired, .
40 EF FNDP 157/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2941318 t fired, 9131 attempts, .
41 EF STEQ 157/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 189 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/343 9/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 1572989 m, 55212 m/sec, 7091873 t fired, .
40 EF FNDP 162/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3031814 t fired, 9417 attempts, .
41 EF STEQ 162/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 194 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/343 11/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 1843995 m, 54201 m/sec, 8432715 t fired, .
40 EF FNDP 167/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3121272 t fired, 9699 attempts, .
41 EF STEQ 167/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 199 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/343 12/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 2140514 m, 59303 m/sec, 9916611 t fired, .
40 EF FNDP 172/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3210696 t fired, 9980 attempts, .
41 EF STEQ 172/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 204 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/343 14/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 2415928 m, 55082 m/sec, 11302816 t fired, .
40 EF FNDP 177/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3300420 t fired, 10264 attempts, .
41 EF STEQ 177/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 209 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/343 15/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 2694592 m, 55732 m/sec, 12712228 t fired, .
40 EF FNDP 182/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3402949 t fired, 10585 attempts, .
41 EF STEQ 182/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 214 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/343 18/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 3236275 m, 108336 m/sec, 15428687 t fired, .
40 EF FNDP 187/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3581605 t fired, 11148 attempts, .
41 EF STEQ 187/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 219 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/343 20/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 3609069 m, 74558 m/sec, 17319353 t fired, .
40 EF FNDP 192/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3705096 t fired, 11537 attempts, .
41 EF STEQ 192/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 224 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/343 21/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 3871834 m, 52553 m/sec, 18656935 t fired, .
40 EF FNDP 197/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3806691 t fired, 11857 attempts, .
41 EF STEQ 197/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 229 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/343 23/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 4119288 m, 49490 m/sec, 19903039 t fired, .
40 EF FNDP 202/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3896165 t fired, 12139 attempts, .
41 EF STEQ 202/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 234 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/343 24/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 4416010 m, 59344 m/sec, 21398308 t fired, .
40 EF FNDP 207/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3985623 t fired, 12421 attempts, .
41 EF STEQ 207/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 239 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/343 26/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 4691254 m, 55048 m/sec, 22800644 t fired, .
40 EF FNDP 212/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4074673 t fired, 12701 attempts, .
41 EF STEQ 212/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 244 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/343 27/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 4955915 m, 52932 m/sec, 24150191 t fired, .
40 EF FNDP 217/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4164290 t fired, 12984 attempts, .
41 EF STEQ 217/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 249 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/343 29/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 5206835 m, 50184 m/sec, 25432956 t fired, .
40 EF FNDP 222/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4253537 t fired, 13265 attempts, .
41 EF STEQ 222/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 254 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/343 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 5469566 m, 52546 m/sec, 26772673 t fired, .
40 EF FNDP 227/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4360765 t fired, 13603 attempts, .
41 EF STEQ 227/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 259 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/343 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 5800029 m, 66092 m/sec, 28435570 t fired, .
40 EF FNDP 232/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4470951 t fired, 13950 attempts, .
41 EF STEQ 232/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 264 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 16 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 237/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4649720 t fired, 14512 attempts, .
41 EF STEQ 237/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 269 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 10 (type EXCL) for 9 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03
lola: time limit : 370 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/370 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 459514 m, 91902 m/sec, 2078207 t fired, .
40 EF FNDP 242/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4830570 t fired, 15083 attempts, .
41 EF STEQ 242/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 274 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/370 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 929289 m, 93955 m/sec, 4211326 t fired, .
40 EF FNDP 247/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5011048 t fired, 15653 attempts, .
41 EF STEQ 247/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 279 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/370 8/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 1373170 m, 88776 m/sec, 6560266 t fired, .
40 EF FNDP 252/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5191177 t fired, 16220 attempts, .
41 EF STEQ 252/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 284 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/370 10/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 1762749 m, 77915 m/sec, 8655124 t fired, .
40 EF FNDP 257/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5356388 t fired, 16741 attempts, .
41 EF STEQ 257/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 289 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/370 12/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 2133701 m, 74190 m/sec, 10620215 t fired, .
40 EF FNDP 262/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5525406 t fired, 17275 attempts, .
41 EF STEQ 262/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 294 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/370 15/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 2544344 m, 82128 m/sec, 12800043 t fired, .
40 EF FNDP 267/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5689976 t fired, 17793 attempts, .
41 EF STEQ 267/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 299 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/370 17/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 2932996 m, 77730 m/sec, 14885209 t fired, .
40 EF FNDP 272/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5864777 t fired, 18345 attempts, .
41 EF STEQ 272/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 304 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/370 19/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 3304183 m, 74237 m/sec, 16844267 t fired, .
40 EF FNDP 277/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6039797 t fired, 18898 attempts, .
41 EF STEQ 277/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 309 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/370 21/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 3706692 m, 80501 m/sec, 18972134 t fired, .
40 EF FNDP 282/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6209312 t fired, 19433 attempts, .
41 EF STEQ 282/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 314 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/370 23/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 4096442 m, 77950 m/sec, 21050416 t fired, .
40 EF FNDP 287/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6390821 t fired, 20006 attempts, .
41 EF STEQ 287/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 319 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/370 25/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 4464205 m, 73552 m/sec, 23017426 t fired, .
40 EF FNDP 292/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6567616 t fired, 20564 attempts, .
41 EF STEQ 292/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 324 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/370 27/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 4878421 m, 82843 m/sec, 25174647 t fired, .
40 EF FNDP 297/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6742951 t fired, 21117 attempts, .
41 EF STEQ 297/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 329 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/370 29/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 5210698 m, 66455 m/sec, 26939560 t fired, .
40 EF FNDP 302/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6850155 t fired, 21455 attempts, .
41 EF STEQ 302/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 334 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/370 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 5439776 m, 45815 m/sec, 28163493 t fired, .
40 EF FNDP 307/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6944303 t fired, 21752 attempts, .
41 EF STEQ 307/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 339 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/370 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 5663673 m, 44779 m/sec, 29355405 t fired, .
40 EF FNDP 312/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7034119 t fired, 22035 attempts, .
41 EF STEQ 312/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 344 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 317/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7134396 t fired, 22352 attempts, .
41 EF STEQ 317/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 349 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 6 BridgeAndVehicles-PT-V50P20N10-CTLFireability-02
lola: time limit : 406 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/406 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-02 468637 m, 93727 m/sec, 1200946 t fired, .
40 EF FNDP 322/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7217077 t fired, 22613 attempts, .
41 EF STEQ 322/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 354 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: FINISHED task # 7 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-02
lola: result : true
lola: markings : 743563
lola: fired transitions : 1927778
lola: time used : 9.000000
lola: memory pages used : 5
lola: LAUNCH task # 42 (type EXCL) for 30 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13
lola: time limit : 463 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 327/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7300343 t fired, 22876 attempts, .
41 EF STEQ 327/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 1/463 1/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22511 m, 4502 m/sec, 52173 t fired, .

Time elapsed: 359 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 332/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7397631 t fired, 23182 attempts, .
41 EF STEQ 332/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 6/463 1/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 98269 m, 15151 m/sec, 245354 t fired, .

Time elapsed: 364 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 337/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7567525 t fired, 23719 attempts, .
41 EF STEQ 337/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 11/463 2/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 240465 m, 28439 m/sec, 621219 t fired, .

Time elapsed: 369 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 342/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7743815 t fired, 24274 attempts, .
41 EF STEQ 342/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 16/463 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 392966 m, 30500 m/sec, 1032455 t fired, .

Time elapsed: 374 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 347/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 7922284 t fired, 24837 attempts, .
41 EF STEQ 347/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 21/463 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 543813 m, 30169 m/sec, 1439661 t fired, .

Time elapsed: 379 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 352/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 8103227 t fired, 25409 attempts, .
41 EF STEQ 352/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 26/463 4/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 698090 m, 30855 m/sec, 1860904 t fired, .

Time elapsed: 384 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 357/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 8283307 t fired, 25977 attempts, .
41 EF STEQ 357/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 31/463 5/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 852672 m, 30916 m/sec, 2288180 t fired, .

Time elapsed: 389 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 362/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 8463460 t fired, 26545 attempts, .
41 EF STEQ 362/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 36/463 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1012456 m, 31956 m/sec, 2725847 t fired, .

Time elapsed: 394 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 367/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 8643618 t fired, 27113 attempts, .
41 EF STEQ 367/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 41/463 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1157311 m, 28971 m/sec, 3128192 t fired, .

Time elapsed: 399 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 372/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 8823863 t fired, 27683 attempts, .
41 EF STEQ 372/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 46/463 7/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1313409 m, 31219 m/sec, 3561176 t fired, .

Time elapsed: 404 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 377/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 9005134 t fired, 28255 attempts, .
41 EF STEQ 377/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 51/463 8/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1466147 m, 30547 m/sec, 3984635 t fired, .

Time elapsed: 409 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 382/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 9186093 t fired, 28826 attempts, .
41 EF STEQ 382/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 56/463 9/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1618218 m, 30414 m/sec, 4407916 t fired, .

Time elapsed: 414 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 387/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 9367239 t fired, 29399 attempts, .
41 EF STEQ 387/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 61/463 10/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1769643 m, 30285 m/sec, 4829096 t fired, .

Time elapsed: 419 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 392/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 9548312 t fired, 29970 attempts, .
41 EF STEQ 392/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 66/463 10/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 1931357 m, 32342 m/sec, 5279784 t fired, .

Time elapsed: 424 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 397/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 9728923 t fired, 30541 attempts, .
41 EF STEQ 397/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 71/463 11/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2070508 m, 27830 m/sec, 5665898 t fired, .

Time elapsed: 429 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 402/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 9909533 t fired, 31111 attempts, .
41 EF STEQ 402/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 76/463 12/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2227917 m, 31481 m/sec, 6103666 t fired, .

Time elapsed: 434 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 407/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 10090647 t fired, 31684 attempts, .
41 EF STEQ 407/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 81/463 13/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2378186 m, 30053 m/sec, 6528948 t fired, .

Time elapsed: 439 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 412/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 10271055 t fired, 32253 attempts, .
41 EF STEQ 412/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 86/463 13/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2523298 m, 29022 m/sec, 6934738 t fired, .

Time elapsed: 444 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 417/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 10445419 t fired, 32804 attempts, .
41 EF STEQ 417/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 91/463 14/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2678061 m, 30952 m/sec, 7359667 t fired, .

Time elapsed: 449 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 422/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 10618166 t fired, 33350 attempts, .
41 EF STEQ 422/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 96/463 15/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2815364 m, 27460 m/sec, 7754098 t fired, .

Time elapsed: 454 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 427/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 10787950 t fired, 33887 attempts, .
41 EF STEQ 427/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 101/463 16/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 2949986 m, 26924 m/sec, 8127773 t fired, .

Time elapsed: 459 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 432/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 10955505 t fired, 34416 attempts, .
41 EF STEQ 432/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 106/463 16/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3110089 m, 32020 m/sec, 8581548 t fired, .

Time elapsed: 464 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 437/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 11125888 t fired, 34955 attempts, .
41 EF STEQ 437/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 111/463 17/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3266934 m, 31369 m/sec, 9020586 t fired, .

Time elapsed: 469 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 442/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 11303833 t fired, 35516 attempts, .
41 EF STEQ 442/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 116/463 18/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3381506 m, 22914 m/sec, 9345140 t fired, .

Time elapsed: 474 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 447/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 11479434 t fired, 36070 attempts, .
41 EF STEQ 447/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 121/463 19/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3522080 m, 28114 m/sec, 9737821 t fired, .

Time elapsed: 479 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 452/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 11656300 t fired, 36629 attempts, .
41 EF STEQ 452/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 126/463 19/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3687261 m, 33036 m/sec, 10205650 t fired, .

Time elapsed: 484 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 457/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 11829152 t fired, 37175 attempts, .
41 EF STEQ 457/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 131/463 20/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3833895 m, 29326 m/sec, 10614730 t fired, .

Time elapsed: 489 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 462/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 11992478 t fired, 37691 attempts, .
41 EF STEQ 462/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 136/463 21/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 3961902 m, 25601 m/sec, 10980135 t fired, .

Time elapsed: 494 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 467/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 12158288 t fired, 38214 attempts, .
41 EF STEQ 467/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 141/463 21/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4111795 m, 29978 m/sec, 11397455 t fired, .

Time elapsed: 499 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 472/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 12328480 t fired, 38751 attempts, .
41 EF STEQ 472/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 146/463 22/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4252979 m, 28236 m/sec, 11800588 t fired, .

Time elapsed: 504 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 477/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 12499990 t fired, 39293 attempts, .
41 EF STEQ 477/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 151/463 23/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4393238 m, 28051 m/sec, 12194035 t fired, .

Time elapsed: 509 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 482/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 12679263 t fired, 39859 attempts, .
41 EF STEQ 482/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 156/463 24/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4545259 m, 30404 m/sec, 12625096 t fired, .

Time elapsed: 514 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 487/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 12858882 t fired, 40425 attempts, .
41 EF STEQ 487/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 161/463 24/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4664691 m, 23886 m/sec, 12963011 t fired, .

Time elapsed: 519 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 492/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 13038914 t fired, 40994 attempts, .
41 EF STEQ 492/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 166/463 25/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4822167 m, 31495 m/sec, 13404098 t fired, .

Time elapsed: 524 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 497/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 13217245 t fired, 41556 attempts, .
41 EF STEQ 497/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 171/463 26/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 4989842 m, 33535 m/sec, 13882294 t fired, .

Time elapsed: 529 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 502/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 13384923 t fired, 42085 attempts, .
41 EF STEQ 502/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 176/463 27/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5125958 m, 27223 m/sec, 14262071 t fired, .

Time elapsed: 534 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 507/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 13560539 t fired, 42640 attempts, .
41 EF STEQ 507/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 181/463 27/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5282425 m, 31293 m/sec, 14708273 t fired, .

Time elapsed: 539 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 512/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 13740816 t fired, 43208 attempts, .
41 EF STEQ 512/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 186/463 28/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5400028 m, 23520 m/sec, 15042740 t fired, .

Time elapsed: 544 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 517/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 13920834 t fired, 43777 attempts, .
41 EF STEQ 517/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 191/463 29/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5559135 m, 31821 m/sec, 15486330 t fired, .

Time elapsed: 549 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 522/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 14099730 t fired, 44342 attempts, .
41 EF STEQ 522/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 196/463 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5702872 m, 28747 m/sec, 15899800 t fired, .

Time elapsed: 554 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 527/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 14279200 t fired, 44908 attempts, .
41 EF STEQ 527/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 201/463 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 5878292 m, 35084 m/sec, 16393035 t fired, .

Time elapsed: 559 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 532/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 14458953 t fired, 45475 attempts, .
41 EF STEQ 532/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 206/463 31/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6018008 m, 27943 m/sec, 16783754 t fired, .

Time elapsed: 564 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 538/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 14639344 t fired, 46046 attempts, .
41 EF STEQ 538/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
42 EF EXCL 212/463 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 6166332 m, 29664 m/sec, 17213220 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 42 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 543/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 14819063 t fired, 46613 attempts, .
41 EF STEQ 543/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 39 (type EXCL) for 33 BridgeAndVehicles-PT-V50P20N10-CTLFireability-14
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-14
lola: result : true
lola: markings : 314
lola: fired transitions : 313
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 27 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09
lola: time limit : 605 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 548/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 14999308 t fired, 47182 attempts, .
41 EF STEQ 548/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 5/605 4/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 386535 m, 77307 m/sec, 947533 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 553/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 15179571 t fired, 47751 attempts, .
41 EF STEQ 553/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 10/605 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 699269 m, 62546 m/sec, 1824474 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 558/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 15360888 t fired, 48324 attempts, .
41 EF STEQ 558/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 15/605 9/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 1006712 m, 61488 m/sec, 2688630 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 563/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 15541718 t fired, 48895 attempts, .
41 EF STEQ 563/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 20/605 11/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 1306512 m, 59960 m/sec, 3531928 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 568/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 15722798 t fired, 49467 attempts, .
41 EF STEQ 568/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 25/605 14/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 1612381 m, 61173 m/sec, 4392885 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 573/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 15904366 t fired, 50041 attempts, .
41 EF STEQ 573/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 30/605 16/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 1905644 m, 58652 m/sec, 5219088 t fired, .

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 578/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 16086029 t fired, 50615 attempts, .
41 EF STEQ 578/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 35/605 18/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 2188539 m, 56579 m/sec, 6018770 t fired, .

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 583/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 16267678 t fired, 51189 attempts, .
41 EF STEQ 583/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 40/605 20/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 2460486 m, 54389 m/sec, 6793864 t fired, .

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 588/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 16448274 t fired, 51758 attempts, .
41 EF STEQ 588/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 45/605 23/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 2746079 m, 57118 m/sec, 7599568 t fired, .

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 593/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 16630807 t fired, 52336 attempts, .
41 EF STEQ 593/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 50/605 25/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 3011608 m, 53105 m/sec, 8355411 t fired, .

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 598/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 16812122 t fired, 52908 attempts, .
41 EF STEQ 598/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 55/605 27/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 3322817 m, 62241 m/sec, 9243322 t fired, .

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 603/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 16992504 t fired, 53477 attempts, .
41 EF STEQ 603/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 60/605 29/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 3576387 m, 50714 m/sec, 9969531 t fired, .

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 608/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 17173911 t fired, 54051 attempts, .
41 EF STEQ 608/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.
43 LTL EXCL 65/605 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 3855395 m, 55801 m/sec, 10760785 t fired, .

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 613/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 17355890 t fired, 54626 attempts, .
41 EF STEQ 613/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 19 (type EXCL) for 18 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06
lola: time limit : 738 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/738 3/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 454475 m, 90895 m/sec, 1647771 t fired, .
40 EF FNDP 618/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 17537212 t fired, 55199 attempts, .
41 EF STEQ 618/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/738 6/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 869505 m, 83006 m/sec, 3399226 t fired, .
40 EF FNDP 623/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 17718754 t fired, 55772 attempts, .
41 EF STEQ 623/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/738 8/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 1236904 m, 73479 m/sec, 5052251 t fired, .
40 EF FNDP 628/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 17900777 t fired, 56347 attempts, .
41 EF STEQ 628/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/738 10/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 1586708 m, 69960 m/sec, 6611254 t fired, .
40 EF FNDP 633/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 18082810 t fired, 56922 attempts, .
41 EF STEQ 633/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/738 12/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 1903318 m, 63322 m/sec, 8008785 t fired, .
40 EF FNDP 638/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 18264207 t fired, 57495 attempts, .
41 EF STEQ 638/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/738 14/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 2210848 m, 61506 m/sec, 9367374 t fired, .
40 EF FNDP 643/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 18445020 t fired, 58066 attempts, .
41 EF STEQ 643/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/738 15/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 2499395 m, 57709 m/sec, 10643932 t fired, .
40 EF FNDP 648/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 18625959 t fired, 58637 attempts, .
41 EF STEQ 648/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/738 17/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 2855199 m, 71160 m/sec, 12184775 t fired, .
40 EF FNDP 653/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 18807008 t fired, 59209 attempts, .
41 EF STEQ 653/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/738 20/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 3230625 m, 75085 m/sec, 13831920 t fired, .
40 EF FNDP 658/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 18988900 t fired, 59784 attempts, .
41 EF STEQ 658/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/738 22/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 3610856 m, 76046 m/sec, 15478375 t fired, .
40 EF FNDP 663/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 19171185 t fired, 60361 attempts, .
41 EF STEQ 663/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/738 24/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 3992834 m, 76395 m/sec, 17150382 t fired, .
40 EF FNDP 668/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 19352749 t fired, 60935 attempts, .
41 EF STEQ 668/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/738 26/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 4306220 m, 62677 m/sec, 18492785 t fired, .
40 EF FNDP 673/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 19533748 t fired, 61506 attempts, .
41 EF STEQ 673/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/738 28/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 4697982 m, 78352 m/sec, 20217333 t fired, .
40 EF FNDP 678/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 19714657 t fired, 62077 attempts, .
41 EF STEQ 678/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/738 30/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 5029440 m, 66291 m/sec, 21631269 t fired, .
40 EF FNDP 683/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 19896456 t fired, 62651 attempts, .
41 EF STEQ 683/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/738 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 5414225 m, 76957 m/sec, 23311827 t fired, .
40 EF FNDP 688/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 20077543 t fired, 63224 attempts, .
41 EF STEQ 688/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 19 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 693/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 20258790 t fired, 63796 attempts, .
41 EF STEQ 693/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 37 (type EXCL) for 36 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15
lola: time limit : 958 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/958 5/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 746716 m, 149343 m/sec, 2683179 t fired, .
40 EF FNDP 698/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 20439392 t fired, 64366 attempts, .
41 EF STEQ 698/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/958 8/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 1399136 m, 130484 m/sec, 5527114 t fired, .
40 EF FNDP 703/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 20621093 t fired, 64941 attempts, .
41 EF STEQ 703/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/958 12/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 2021610 m, 124494 m/sec, 8226649 t fired, .
40 EF FNDP 708/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 20806207 t fired, 65534 attempts, .
41 EF STEQ 708/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/958 15/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 2625732 m, 120824 m/sec, 10853321 t fired, .
40 EF FNDP 713/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 20987829 t fired, 66108 attempts, .
41 EF STEQ 713/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/958 18/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 3239540 m, 122761 m/sec, 13572339 t fired, .
40 EF FNDP 718/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 21168904 t fired, 66680 attempts, .
41 EF STEQ 718/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/958 22/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 3867099 m, 125511 m/sec, 16268673 t fired, .
40 EF FNDP 723/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 21349407 t fired, 67250 attempts, .
41 EF STEQ 723/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/958 25/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 4479031 m, 122386 m/sec, 18986272 t fired, .
40 EF FNDP 728/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 21531632 t fired, 67826 attempts, .
41 EF STEQ 728/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/958 28/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 5109312 m, 126056 m/sec, 21678207 t fired, .
40 EF FNDP 733/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 21713363 t fired, 68400 attempts, .
41 EF STEQ 733/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/958 32/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 5722597 m, 122657 m/sec, 24400515 t fired, .
40 EF FNDP 738/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 21895674 t fired, 68978 attempts, .
41 EF STEQ 738/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 37 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 743/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22076966 t fired, 69551 attempts, .
41 EF STEQ 743/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V50P20N10-CTLFireability-01
lola: time limit : 1412 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1412 5/32 BridgeAndVehicles-PT-V50P20N10-CTLFireability-01 717809 m, 143561 m/sec, 2501117 t fired, .
40 EF FNDP 748/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22258783 t fired, 70125 attempts, .
41 EF STEQ 748/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 13
lola: FINISHED task # 4 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-01
lola: result : true
lola: markings : 1314866
lola: fired transitions : 4272993
lola: time used : 8.000000
lola: memory pages used : 9
lola: LAUNCH task # 13 (type EXCL) for 12 BridgeAndVehicles-PT-V50P20N10-CTLFireability-04
lola: time limit : 2817 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for BridgeAndVehicles-PT-V50P20N10-CTLFireability-04
lola: result : false
lola: markings : 1203
lola: fired transitions : 4476
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 753/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22439478 t fired, 70696 attempts, .
41 EF STEQ 753/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 758/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22619872 t fired, 71265 attempts, .
41 EF STEQ 758/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 763/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22802031 t fired, 71841 attempts, .
41 EF STEQ 763/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 768/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 22984766 t fired, 72419 attempts, .
41 EF STEQ 768/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 773/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 23150448 t fired, 72943 attempts, .
41 EF STEQ 773/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 778/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 23316877 t fired, 73468 attempts, .
41 EF STEQ 778/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 783/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 23492207 t fired, 74024 attempts, .
41 EF STEQ 783/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 788/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 23670614 t fired, 74587 attempts, .
41 EF STEQ 788/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 793/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 23846779 t fired, 75144 attempts, .
41 EF STEQ 793/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 798/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 24021634 t fired, 75696 attempts, .
41 EF STEQ 798/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 803/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 24198177 t fired, 76253 attempts, .
41 EF STEQ 803/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 808/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 24380501 t fired, 76832 attempts, .
41 EF STEQ 808/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 813/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 24560429 t fired, 77399 attempts, .
41 EF STEQ 813/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 818/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 24744693 t fired, 77989 attempts, .
41 EF STEQ 818/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 823/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 24926280 t fired, 78563 attempts, .
41 EF STEQ 823/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 855 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 828/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 25108327 t fired, 79138 attempts, .
41 EF STEQ 828/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 860 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 833/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 25290418 t fired, 79715 attempts, .
41 EF STEQ 833/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 865 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 838/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 25471963 t fired, 80288 attempts, .
41 EF STEQ 838/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 870 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 843/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 25653407 t fired, 80862 attempts, .
41 EF STEQ 843/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 875 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 848/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 25834392 t fired, 81433 attempts, .
41 EF STEQ 848/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 880 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 853/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 26012127 t fired, 81994 attempts, .
41 EF STEQ 853/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 885 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 858/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 26180185 t fired, 82525 attempts, .
41 EF STEQ 858/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 890 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 863/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 26353085 t fired, 83072 attempts, .
41 EF STEQ 863/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 895 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 868/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 26532897 t fired, 83639 attempts, .
41 EF STEQ 868/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 900 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 873/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 26706224 t fired, 84186 attempts, .
41 EF STEQ 873/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 905 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 878/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 26881292 t fired, 84739 attempts, .
41 EF STEQ 878/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 910 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 883/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 27061215 t fired, 85309 attempts, .
41 EF STEQ 883/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 915 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 888/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 27242551 t fired, 85883 attempts, .
41 EF STEQ 888/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 920 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 893/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 27424009 t fired, 86458 attempts, .
41 EF STEQ 893/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 925 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 898/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 27605012 t fired, 87029 attempts, .
41 EF STEQ 898/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 930 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 903/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 27785260 t fired, 87597 attempts, .
41 EF STEQ 903/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 935 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 908/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 27962957 t fired, 88160 attempts, .
41 EF STEQ 908/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 940 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 913/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 28139032 t fired, 88716 attempts, .
41 EF STEQ 913/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 945 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 918/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 28312595 t fired, 89264 attempts, .
41 EF STEQ 918/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 950 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 923/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 28493149 t fired, 89834 attempts, .
41 EF STEQ 923/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 955 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 928/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 28674643 t fired, 90408 attempts, .
41 EF STEQ 928/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 960 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 933/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 28854818 t fired, 90976 attempts, .
41 EF STEQ 933/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 965 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 938/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 29036026 t fired, 91548 attempts, .
41 EF STEQ 938/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 970 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 943/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 29217207 t fired, 92120 attempts, .
41 EF STEQ 943/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 975 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 948/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 29398303 t fired, 92692 attempts, .
41 EF STEQ 948/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 980 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 953/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 29578526 t fired, 93262 attempts, .
41 EF STEQ 953/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 985 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 958/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 29759400 t fired, 93834 attempts, .
41 EF STEQ 958/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 990 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 963/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 29939415 t fired, 94401 attempts, .
41 EF STEQ 963/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 995 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 968/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 30119935 t fired, 94971 attempts, .
41 EF STEQ 968/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 973/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 30302599 t fired, 95553 attempts, .
41 EF STEQ 973/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 978/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 30484035 t fired, 96126 attempts, .
41 EF STEQ 978/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 983/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 30666282 t fired, 96703 attempts, .
41 EF STEQ 983/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 988/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 30847270 t fired, 97274 attempts, .
41 EF STEQ 988/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 993/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 31028862 t fired, 97848 attempts, .
41 EF STEQ 993/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 998/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 31209589 t fired, 98419 attempts, .
41 EF STEQ 998/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1003/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 31393342 t fired, 99010 attempts, .
41 EF STEQ 1003/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1008/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 31558122 t fired, 99532 attempts, .
41 EF STEQ 1008/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1013/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 31726255 t fired, 100066 attempts, .
41 EF STEQ 1013/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1018/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 31902092 t fired, 100621 attempts, .
41 EF STEQ 1018/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1023/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 32082562 t fired, 101191 attempts, .
41 EF STEQ 1023/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1028/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 32263927 t fired, 101765 attempts, .
41 EF STEQ 1028/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1033/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 32445059 t fired, 102338 attempts, .
41 EF STEQ 1033/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1038/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 32627198 t fired, 102915 attempts, .
41 EF STEQ 1038/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1043/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 32806925 t fired, 103482 attempts, .
41 EF STEQ 1043/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1048/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 32986192 t fired, 104048 attempts, .
41 EF STEQ 1048/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1053/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 33167468 t fired, 104620 attempts, .
41 EF STEQ 1053/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1058/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 33348696 t fired, 105193 attempts, .
41 EF STEQ 1058/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1063/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 33533655 t fired, 105791 attempts, .
41 EF STEQ 1063/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1068/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 33714647 t fired, 106365 attempts, .
41 EF STEQ 1068/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1073/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 33882944 t fired, 106898 attempts, .
41 EF STEQ 1073/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1078/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 34051630 t fired, 107434 attempts, .
41 EF STEQ 1078/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1083/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 34232970 t fired, 108013 attempts, .
41 EF STEQ 1083/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1088/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 34411970 t fired, 108579 attempts, .
41 EF STEQ 1088/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1093/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 34591133 t fired, 109144 attempts, .
41 EF STEQ 1093/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1098/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 34771420 t fired, 109714 attempts, .
41 EF STEQ 1098/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1103/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 34946709 t fired, 110267 attempts, .
41 EF STEQ 1103/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1108/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 35125479 t fired, 110835 attempts, .
41 EF STEQ 1108/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1113/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 35303189 t fired, 111397 attempts, .
41 EF STEQ 1113/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1118/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 35480247 t fired, 111959 attempts, .
41 EF STEQ 1118/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1123/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 35660802 t fired, 112533 attempts, .
41 EF STEQ 1123/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1128/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 35842022 t fired, 113106 attempts, .
41 EF STEQ 1128/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1133/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 36015140 t fired, 113652 attempts, .
41 EF STEQ 1133/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1138/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 36182223 t fired, 114180 attempts, .
41 EF STEQ 1138/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1143/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 36359277 t fired, 114744 attempts, .
41 EF STEQ 1143/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1148/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 36535790 t fired, 115302 attempts, .
41 EF STEQ 1148/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1153/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 36700645 t fired, 115822 attempts, .
41 EF STEQ 1153/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1158/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 36867637 t fired, 116349 attempts, .
41 EF STEQ 1158/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1163/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 37044960 t fired, 116911 attempts, .
41 EF STEQ 1163/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1168/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 37222848 t fired, 117475 attempts, .
41 EF STEQ 1168/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1173/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 37389911 t fired, 118003 attempts, .
41 EF STEQ 1173/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1178/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 37562584 t fired, 118549 attempts, .
41 EF STEQ 1178/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1183/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 37738879 t fired, 119111 attempts, .
41 EF STEQ 1183/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1188/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 37919888 t fired, 119682 attempts, .
41 EF STEQ 1188/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1193/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 38100169 t fired, 120251 attempts, .
41 EF STEQ 1193/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1198/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 38282493 t fired, 120829 attempts, .
41 EF STEQ 1198/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1203/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 38463690 t fired, 121401 attempts, .
41 EF STEQ 1203/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1208/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 38644493 t fired, 121972 attempts, .
41 EF STEQ 1208/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1213/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 38827242 t fired, 122550 attempts, .
41 EF STEQ 1213/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1218/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 39006840 t fired, 123117 attempts, .
41 EF STEQ 1218/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1223/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 39188436 t fired, 123694 attempts, .
41 EF STEQ 1223/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1228/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 39369579 t fired, 124269 attempts, .
41 EF STEQ 1228/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1233/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 39531485 t fired, 124781 attempts, .
41 EF STEQ 1233/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1238/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 39695644 t fired, 125299 attempts, .
41 EF STEQ 1238/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1243/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 39862184 t fired, 125825 attempts, .
41 EF STEQ 1243/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1248/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 40025103 t fired, 126339 attempts, .
41 EF STEQ 1248/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1253/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 40192058 t fired, 126869 attempts, .
41 EF STEQ 1253/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1258/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 40359842 t fired, 127399 attempts, .
41 EF STEQ 1258/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1263/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 40530052 t fired, 127938 attempts, .
41 EF STEQ 1263/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1268/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 40702049 t fired, 128481 attempts, .
41 EF STEQ 1268/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1273/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 40870228 t fired, 129014 attempts, .
41 EF STEQ 1273/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1278/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 41041004 t fired, 129553 attempts, .
41 EF STEQ 1278/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1283/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 41206181 t fired, 130076 attempts, .
41 EF STEQ 1283/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1288/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 41379155 t fired, 130623 attempts, .
41 EF STEQ 1288/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1293/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 41555866 t fired, 131185 attempts, .
41 EF STEQ 1293/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1298/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 41736521 t fired, 131757 attempts, .
41 EF STEQ 1298/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1303/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 41915821 t fired, 132324 attempts, .
41 EF STEQ 1303/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1308/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 42095227 t fired, 132893 attempts, .
41 EF STEQ 1308/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1313/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 42274175 t fired, 133458 attempts, .
41 EF STEQ 1313/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1318/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 42452638 t fired, 134021 attempts, .
41 EF STEQ 1318/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1323/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 42632619 t fired, 134590 attempts, .
41 EF STEQ 1323/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1328/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 42812742 t fired, 135159 attempts, .
41 EF STEQ 1328/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1333/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 42994492 t fired, 135734 attempts, .
41 EF STEQ 1333/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1338/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 43175732 t fired, 136309 attempts, .
41 EF STEQ 1338/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1343/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 43357610 t fired, 136887 attempts, .
41 EF STEQ 1343/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1348/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 43537403 t fired, 137454 attempts, .
41 EF STEQ 1348/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1353/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 43718263 t fired, 138025 attempts, .
41 EF STEQ 1353/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1358/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 43899264 t fired, 138597 attempts, .
41 EF STEQ 1358/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1363/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 44065729 t fired, 139122 attempts, .
41 EF STEQ 1363/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1368/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 44239673 t fired, 139674 attempts, .
41 EF STEQ 1368/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1373/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 44415585 t fired, 140235 attempts, .
41 EF STEQ 1373/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1378/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 44595012 t fired, 140808 attempts, .
41 EF STEQ 1378/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1383/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 44771650 t fired, 141366 attempts, .
41 EF STEQ 1383/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1388/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 44951504 t fired, 141934 attempts, .
41 EF STEQ 1388/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1393/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 45133318 t fired, 142508 attempts, .
41 EF STEQ 1393/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1398/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 45313587 t fired, 143079 attempts, .
41 EF STEQ 1398/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1403/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 45495567 t fired, 143655 attempts, .
41 EF STEQ 1403/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1408/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 45677176 t fired, 144230 attempts, .
41 EF STEQ 1408/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1413/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 45858617 t fired, 144803 attempts, .
41 EF STEQ 1413/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1418/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 46022708 t fired, 145321 attempts, .
41 EF STEQ 1418/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1423/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 46192842 t fired, 145860 attempts, .
41 EF STEQ 1423/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1428/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 46375562 t fired, 146440 attempts, .
41 EF STEQ 1428/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1433/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 46557046 t fired, 147014 attempts, .
41 EF STEQ 1433/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1438/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 46737837 t fired, 147584 attempts, .
41 EF STEQ 1438/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1443/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 46918617 t fired, 148155 attempts, .
41 EF STEQ 1443/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1448/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 47100326 t fired, 148732 attempts, .
41 EF STEQ 1448/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1453/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 47282619 t fired, 149308 attempts, .
41 EF STEQ 1453/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1458/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 47465804 t fired, 149893 attempts, .
41 EF STEQ 1458/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1463/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 47649985 t fired, 150481 attempts, .
41 EF STEQ 1463/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1468/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 47818880 t fired, 151016 attempts, .
41 EF STEQ 1468/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1473/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 47994211 t fired, 151574 attempts, .
41 EF STEQ 1473/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1478/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 48171398 t fired, 152140 attempts, .
41 EF STEQ 1478/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1483/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 48353183 t fired, 152715 attempts, .
41 EF STEQ 1483/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1488/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 48536251 t fired, 153298 attempts, .
41 EF STEQ 1488/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1493/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 48717395 t fired, 153870 attempts, .
41 EF STEQ 1493/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1498/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 48899267 t fired, 154444 attempts, .
41 EF STEQ 1498/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1503/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 49081251 t fired, 155021 attempts, .
41 EF STEQ 1503/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1508/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 49263370 t fired, 155597 attempts, .
41 EF STEQ 1508/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1513/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 49446378 t fired, 156181 attempts, .
41 EF STEQ 1513/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1518/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 49628152 t fired, 156758 attempts, .
41 EF STEQ 1518/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1523/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 49810553 t fired, 157339 attempts, .
41 EF STEQ 1523/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1528/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 49991645 t fired, 157912 attempts, .
41 EF STEQ 1528/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1533/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 50173250 t fired, 158487 attempts, .
41 EF STEQ 1533/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1538/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 50358017 t fired, 159078 attempts, .
41 EF STEQ 1538/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1543/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 50539086 t fired, 159650 attempts, .
41 EF STEQ 1543/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1548/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 50721530 t fired, 160230 attempts, .
41 EF STEQ 1548/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1553/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 50903223 t fired, 160805 attempts, .
41 EF STEQ 1553/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1558/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 51084774 t fired, 161378 attempts, .
41 EF STEQ 1558/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1563/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 51265547 t fired, 161949 attempts, .
41 EF STEQ 1563/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1568/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 51447302 t fired, 162524 attempts, .
41 EF STEQ 1568/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1573/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 51630766 t fired, 163111 attempts, .
41 EF STEQ 1573/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1578/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 51814012 t fired, 163692 attempts, .
41 EF STEQ 1578/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1583/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 51998204 t fired, 164280 attempts, .
41 EF STEQ 1583/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1588/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 52181696 t fired, 164865 attempts, .
41 EF STEQ 1588/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1593/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 52363665 t fired, 165441 attempts, .
41 EF STEQ 1593/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1598/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 52545777 t fired, 166017 attempts, .
41 EF STEQ 1598/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1603/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 52726942 t fired, 166589 attempts, .
41 EF STEQ 1603/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1608/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 52893202 t fired, 167115 attempts, .
41 EF STEQ 1608/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1613/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 53060268 t fired, 167643 attempts, .
41 EF STEQ 1613/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1618/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 53231454 t fired, 168184 attempts, .
41 EF STEQ 1618/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1623/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 53413097 t fired, 168759 attempts, .
41 EF STEQ 1623/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1628/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 53595360 t fired, 169337 attempts, .
41 EF STEQ 1628/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1633/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 53775585 t fired, 169906 attempts, .
41 EF STEQ 1633/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1638/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 53956181 t fired, 170476 attempts, .
41 EF STEQ 1638/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1643/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 54137663 t fired, 171051 attempts, .
41 EF STEQ 1643/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1648/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 54317416 t fired, 171618 attempts, .
41 EF STEQ 1648/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1653/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 54497660 t fired, 172187 attempts, .
41 EF STEQ 1653/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1658/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 54681258 t fired, 172777 attempts, .
41 EF STEQ 1658/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1663/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 54863423 t fired, 173355 attempts, .
41 EF STEQ 1663/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1668/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 55044165 t fired, 173925 attempts, .
41 EF STEQ 1668/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1673/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 55225033 t fired, 174496 attempts, .
41 EF STEQ 1673/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1678/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 55406744 t fired, 175071 attempts, .
41 EF STEQ 1678/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1683/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 55588894 t fired, 175650 attempts, .
41 EF STEQ 1683/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1688/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 55770774 t fired, 176225 attempts, .
41 EF STEQ 1688/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1693/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 55953560 t fired, 176807 attempts, .
41 EF STEQ 1693/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1698/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 56136269 t fired, 177389 attempts, .
41 EF STEQ 1698/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1703/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 56317454 t fired, 177968 attempts, .
41 EF STEQ 1703/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1708/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 56498247 t fired, 178541 attempts, .
41 EF STEQ 1708/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1713/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 56678216 t fired, 179111 attempts, .
41 EF STEQ 1713/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1718/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 56859060 t fired, 179683 attempts, .
41 EF STEQ 1718/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1723/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 57038683 t fired, 180249 attempts, .
41 EF STEQ 1723/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1728/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 57219056 t fired, 180820 attempts, .
41 EF STEQ 1728/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1733/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 57398325 t fired, 181386 attempts, .
41 EF STEQ 1733/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1738/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 57578948 t fired, 181956 attempts, .
41 EF STEQ 1738/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1743/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 57761406 t fired, 182539 attempts, .
41 EF STEQ 1743/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1748/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 57941188 t fired, 183106 attempts, .
41 EF STEQ 1748/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1753/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 58122410 t fired, 183681 attempts, .
41 EF STEQ 1753/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1758/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 58303650 t fired, 184257 attempts, .
41 EF STEQ 1758/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1763/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 58483720 t fired, 184828 attempts, .
41 EF STEQ 1763/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1768/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 58664899 t fired, 185402 attempts, .
41 EF STEQ 1768/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1773/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 58846639 t fired, 185983 attempts, .
41 EF STEQ 1773/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1778/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 59026348 t fired, 186552 attempts, .
41 EF STEQ 1778/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1783/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 59204392 t fired, 187115 attempts, .
41 EF STEQ 1783/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1788/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 59380763 t fired, 187672 attempts, .
41 EF STEQ 1788/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1793/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 59557538 t fired, 188233 attempts, .
41 EF STEQ 1793/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1798/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 59732125 t fired, 188785 attempts, .
41 EF STEQ 1798/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1803/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 59895285 t fired, 189300 attempts, .
41 EF STEQ 1803/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1808/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 60050127 t fired, 189790 attempts, .
41 EF STEQ 1808/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1813/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 60208112 t fired, 190289 attempts, .
41 EF STEQ 1813/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1818/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 60375416 t fired, 190819 attempts, .
41 EF STEQ 1818/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1823/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 60537061 t fired, 191329 attempts, .
41 EF STEQ 1823/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1828/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 60702784 t fired, 191853 attempts, .
41 EF STEQ 1828/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1833/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 60865842 t fired, 192370 attempts, .
41 EF STEQ 1833/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1838/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 61037540 t fired, 192912 attempts, .
41 EF STEQ 1838/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1843/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 61218924 t fired, 193489 attempts, .
41 EF STEQ 1843/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1848/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 61399579 t fired, 194062 attempts, .
41 EF STEQ 1848/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1853/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 61577700 t fired, 194629 attempts, .
41 EF STEQ 1853/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1858/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 61759630 t fired, 195208 attempts, .
41 EF STEQ 1858/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1863/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 61940440 t fired, 195781 attempts, .
41 EF STEQ 1863/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1868/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 62122481 t fired, 196361 attempts, .
41 EF STEQ 1868/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1873/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 62302338 t fired, 196930 attempts, .
41 EF STEQ 1873/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1878/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 62484196 t fired, 197510 attempts, .
41 EF STEQ 1878/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1883/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 62665613 t fired, 198083 attempts, .
41 EF STEQ 1883/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1888/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 62846175 t fired, 198655 attempts, .
41 EF STEQ 1888/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1893/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 63028023 t fired, 199229 attempts, .
41 EF STEQ 1893/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1898/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 63208676 t fired, 199802 attempts, .
41 EF STEQ 1898/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1903/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 63390726 t fired, 200386 attempts, .
41 EF STEQ 1903/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1908/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 63571824 t fired, 200959 attempts, .
41 EF STEQ 1908/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1913/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 63751979 t fired, 201530 attempts, .
41 EF STEQ 1913/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1918/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 63932918 t fired, 202105 attempts, .
41 EF STEQ 1918/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1923/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 64114844 t fired, 202680 attempts, .
41 EF STEQ 1923/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1928/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 64294929 t fired, 203252 attempts, .
41 EF STEQ 1928/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1933/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 64475194 t fired, 203825 attempts, .
41 EF STEQ 1933/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1938/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 64656170 t fired, 204398 attempts, .
41 EF STEQ 1938/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1943/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 64836284 t fired, 204967 attempts, .
41 EF STEQ 1943/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1948/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 65018715 t fired, 205546 attempts, .
41 EF STEQ 1948/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1953/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 65198130 t fired, 206112 attempts, .
41 EF STEQ 1953/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1958/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 65380214 t fired, 206689 attempts, .
41 EF STEQ 1958/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1963/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 65561255 t fired, 207263 attempts, .
41 EF STEQ 1963/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1968/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 65741539 t fired, 207835 attempts, .
41 EF STEQ 1968/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1973/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 65921590 t fired, 208404 attempts, .
41 EF STEQ 1973/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1978/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 66101761 t fired, 208973 attempts, .
41 EF STEQ 1978/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1983/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 66282648 t fired, 209545 attempts, .
41 EF STEQ 1983/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1988/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 66462691 t fired, 210116 attempts, .
41 EF STEQ 1988/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1993/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 66644115 t fired, 210693 attempts, .
41 EF STEQ 1993/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1998/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 66824806 t fired, 211264 attempts, .
41 EF STEQ 1998/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2003/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 67007467 t fired, 211846 attempts, .
41 EF STEQ 2003/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2008/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 67189257 t fired, 212423 attempts, .
41 EF STEQ 2008/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2013/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 67371194 t fired, 213000 attempts, .
41 EF STEQ 2013/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2018/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 67552146 t fired, 213573 attempts, .
41 EF STEQ 2018/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2023/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 67733435 t fired, 214146 attempts, .
41 EF STEQ 2023/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2028/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 67913298 t fired, 214713 attempts, .
41 EF STEQ 2028/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2033/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 68093410 t fired, 215282 attempts, .
41 EF STEQ 2033/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2038/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 68274954 t fired, 215861 attempts, .
41 EF STEQ 2038/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2043/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 68456397 t fired, 216434 attempts, .
41 EF STEQ 2043/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2048/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 68638547 t fired, 217016 attempts, .
41 EF STEQ 2048/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2053/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 68819514 t fired, 217590 attempts, .
41 EF STEQ 2053/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2058/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 68998696 t fired, 218155 attempts, .
41 EF STEQ 2058/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2063/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 69180988 t fired, 218734 attempts, .
41 EF STEQ 2063/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2068/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 69361627 t fired, 219304 attempts, .
41 EF STEQ 2068/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2073/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 69542155 t fired, 219875 attempts, .
41 EF STEQ 2073/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2078/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 69723195 t fired, 220447 attempts, .
41 EF STEQ 2078/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2083/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 69904337 t fired, 221020 attempts, .
41 EF STEQ 2083/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2088/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 70076699 t fired, 221564 attempts, .
41 EF STEQ 2088/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2093/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 70251088 t fired, 222124 attempts, .
41 EF STEQ 2093/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2098/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 70428849 t fired, 222686 attempts, .
41 EF STEQ 2098/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2103/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 70607997 t fired, 223252 attempts, .
41 EF STEQ 2103/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2108/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 70789481 t fired, 223833 attempts, .
41 EF STEQ 2108/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2113/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 70970091 t fired, 224405 attempts, .
41 EF STEQ 2113/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2118/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 71149238 t fired, 224970 attempts, .
41 EF STEQ 2118/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2123/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 71330262 t fired, 225546 attempts, .
41 EF STEQ 2123/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2128/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 71479099 t fired, 226016 attempts, .
41 EF STEQ 2128/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2133/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 71659813 t fired, 226587 attempts, .
41 EF STEQ 2133/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2138/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 71817610 t fired, 227086 attempts, .
41 EF STEQ 2138/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2143/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 71999848 t fired, 227665 attempts, .
41 EF STEQ 2143/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2148/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 72179462 t fired, 228232 attempts, .
41 EF STEQ 2148/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2153/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 72359759 t fired, 228803 attempts, .
41 EF STEQ 2153/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2158/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 72541150 t fired, 229382 attempts, .
41 EF STEQ 2158/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2190 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2163/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 72722194 t fired, 229956 attempts, .
41 EF STEQ 2163/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2195 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2168/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 72902621 t fired, 230526 attempts, .
41 EF STEQ 2168/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2200 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2173/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 73084758 t fired, 231109 attempts, .
41 EF STEQ 2173/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2205 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2178/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 73264964 t fired, 231680 attempts, .
41 EF STEQ 2178/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2210 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2183/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 73445661 t fired, 232251 attempts, .
41 EF STEQ 2183/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2215 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2188/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 73625414 t fired, 232819 attempts, .
41 EF STEQ 2188/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2220 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2193/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 73806946 t fired, 233395 attempts, .
41 EF STEQ 2193/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2225 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2198/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 73986837 t fired, 233965 attempts, .
41 EF STEQ 2198/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2230 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2203/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 74164908 t fired, 234527 attempts, .
41 EF STEQ 2203/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2235 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2208/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 74345235 t fired, 235097 attempts, .
41 EF STEQ 2208/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2240 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2213/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 74526150 t fired, 235672 attempts, .
41 EF STEQ 2213/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2245 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2218/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 74706047 t fired, 236240 attempts, .
41 EF STEQ 2218/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2250 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2223/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 74885315 t fired, 236805 attempts, .
41 EF STEQ 2223/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2255 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2229/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 75064059 t fired, 237370 attempts, .
41 EF STEQ 2229/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2234/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 75243710 t fired, 237937 attempts, .
41 EF STEQ 2234/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2239/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 75423894 t fired, 238506 attempts, .
41 EF STEQ 2239/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2244/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 75603514 t fired, 239075 attempts, .
41 EF STEQ 2244/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2249/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 75783909 t fired, 239647 attempts, .
41 EF STEQ 2249/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2254/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 75963517 t fired, 240214 attempts, .
41 EF STEQ 2254/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2259/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 76142817 t fired, 240783 attempts, .
41 EF STEQ 2259/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2264/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 76322645 t fired, 241350 attempts, .
41 EF STEQ 2264/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2269/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 76504821 t fired, 241932 attempts, .
41 EF STEQ 2269/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2274/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 76685665 t fired, 242504 attempts, .
41 EF STEQ 2274/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2279/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 76866257 t fired, 243074 attempts, .
41 EF STEQ 2279/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2284/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 77046050 t fired, 243644 attempts, .
41 EF STEQ 2284/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2289/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 77227084 t fired, 244216 attempts, .
41 EF STEQ 2289/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2294/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 77406855 t fired, 244786 attempts, .
41 EF STEQ 2294/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2299/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 77587145 t fired, 245355 attempts, .
41 EF STEQ 2299/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2304/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 77756201 t fired, 245889 attempts, .
41 EF STEQ 2304/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2309/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 77927872 t fired, 246432 attempts, .
41 EF STEQ 2309/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2314/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 78103664 t fired, 246993 attempts, .
41 EF STEQ 2314/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2319/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 78285756 t fired, 247573 attempts, .
41 EF STEQ 2319/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2324/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 78466593 t fired, 248149 attempts, .
41 EF STEQ 2324/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2329/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 78647875 t fired, 248725 attempts, .
41 EF STEQ 2329/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2334/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 78816524 t fired, 249260 attempts, .
41 EF STEQ 2334/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2339/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 78997605 t fired, 249843 attempts, .
41 EF STEQ 2339/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2344/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 79170764 t fired, 250394 attempts, .
41 EF STEQ 2344/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2349/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 79337755 t fired, 250920 attempts, .
41 EF STEQ 2349/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2354/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 79511078 t fired, 251478 attempts, .
41 EF STEQ 2354/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2359/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 79686657 t fired, 252033 attempts, .
41 EF STEQ 2359/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2364/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 79854846 t fired, 252566 attempts, .
41 EF STEQ 2364/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2369/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 80029892 t fired, 253126 attempts, .
41 EF STEQ 2369/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2374/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 80207772 t fired, 253688 attempts, .
41 EF STEQ 2374/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2379/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 80387099 t fired, 254255 attempts, .
41 EF STEQ 2379/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2384/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 80568533 t fired, 254835 attempts, .
41 EF STEQ 2384/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2389/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 80733306 t fired, 255356 attempts, .
41 EF STEQ 2389/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2394/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 80899032 t fired, 255885 attempts, .
41 EF STEQ 2394/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2399/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 81063636 t fired, 256405 attempts, .
41 EF STEQ 2399/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2404/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 81231699 t fired, 256935 attempts, .
41 EF STEQ 2404/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2409/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 81396592 t fired, 257456 attempts, .
41 EF STEQ 2409/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2414/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 81569068 t fired, 258001 attempts, .
41 EF STEQ 2414/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2419/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 81749863 t fired, 258573 attempts, .
41 EF STEQ 2419/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2424/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 81929710 t fired, 259142 attempts, .
41 EF STEQ 2424/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2429/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 82101607 t fired, 259691 attempts, .
41 EF STEQ 2429/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2434/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 82273677 t fired, 260236 attempts, .
41 EF STEQ 2434/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2439/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 82444666 t fired, 260776 attempts, .
41 EF STEQ 2439/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2444/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 82611292 t fired, 261306 attempts, .
41 EF STEQ 2444/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2449/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 82789729 t fired, 261869 attempts, .
41 EF STEQ 2449/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2454/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 82956012 t fired, 262397 attempts, .
41 EF STEQ 2454/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2459/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 83128725 t fired, 262948 attempts, .
41 EF STEQ 2459/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2464/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 83305750 t fired, 263508 attempts, .
41 EF STEQ 2464/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2469/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 83481441 t fired, 264062 attempts, .
41 EF STEQ 2469/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2474/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 83653638 t fired, 264606 attempts, .
41 EF STEQ 2474/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2479/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 83830692 t fired, 265166 attempts, .
41 EF STEQ 2479/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2484/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 84009112 t fired, 265732 attempts, .
41 EF STEQ 2484/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2489/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 84188473 t fired, 266302 attempts, .
41 EF STEQ 2489/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2494/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 84365399 t fired, 266862 attempts, .
41 EF STEQ 2494/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2499/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 84544130 t fired, 267432 attempts, .
41 EF STEQ 2499/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2504/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 84722150 t fired, 268002 attempts, .
41 EF STEQ 2504/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2509/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 84900697 t fired, 268570 attempts, .
41 EF STEQ 2509/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2514/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 85078866 t fired, 269134 attempts, .
41 EF STEQ 2514/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2519/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 85254420 t fired, 269688 attempts, .
41 EF STEQ 2519/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2524/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 85432800 t fired, 270256 attempts, .
41 EF STEQ 2524/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2529/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 85612057 t fired, 270823 attempts, .
41 EF STEQ 2529/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2534/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 85790955 t fired, 271390 attempts, .
41 EF STEQ 2534/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2539/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 85971545 t fired, 271964 attempts, .
41 EF STEQ 2539/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2544/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 86150985 t fired, 272531 attempts, .
41 EF STEQ 2544/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2549/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 86331673 t fired, 273104 attempts, .
41 EF STEQ 2549/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2554/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 86514226 t fired, 273687 attempts, .
41 EF STEQ 2554/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2559/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 86691729 t fired, 274247 attempts, .
41 EF STEQ 2559/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2564/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 86872403 t fired, 274818 attempts, .
41 EF STEQ 2564/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2569/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 87052337 t fired, 275389 attempts, .
41 EF STEQ 2569/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2574/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 87232623 t fired, 275961 attempts, .
41 EF STEQ 2574/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2579/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 87413052 t fired, 276531 attempts, .
41 EF STEQ 2579/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2584/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 87593660 t fired, 277101 attempts, .
41 EF STEQ 2584/3568 0/5 BridgeAndVehicles-PT-V50P20N10-CTLFireability-13 sara is running.

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P20N10-CTLFireability-00: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-01: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-02: CTL true CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-04: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-07: CTL false CTL model checker
BridgeAndVehicles-PT-V50P20N10-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P20N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-13: EF 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P20N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed