fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r038-tajo-167813691900746
Last Updated
May 14, 2023

About the Execution of LoLA for CANInsertWithFailure-PT-060

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16220.571 199426.00 552754.00 9482.20 ???????T?T???F?? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r038-tajo-167813691900746.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CANInsertWithFailure-PT-060, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r038-tajo-167813691900746
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 23M
-rw-r--r-- 1 mcc users 9.2K Feb 26 00:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 00:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 00:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 00:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 22K Feb 26 01:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Feb 26 01:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 01:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 26 01:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 22M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678450631886

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CANInsertWithFailure-PT-060
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT CANInsertWithFailure-PT-060
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA CANInsertWithFailure-PT-060-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANInsertWithFailure-PT-060-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CANInsertWithFailure-PT-060-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678450831312

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/FNDP) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/EQUN) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type SKEL/SRCH) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SKEL/SRCH) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type SKEL/FNDP) for CANInsertWithFailure-PT-060-CTLFireability-07
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for CANInsertWithFailure-PT-060-CTLFireability-07 (obsolete)
lola: CANCELED task # 55 (type SRCH) for CANInsertWithFailure-PT-060-CTLFireability-07 (obsolete)
lola: CANCELED task # 56 (type SRCH) for CANInsertWithFailure-PT-060-CTLFireability-07 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-54.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 54 (type SKEL/EQUN) for CANInsertWithFailure-PT-060-CTLFireability-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 58 (type SKEL/SRCH) for 37 CANInsertWithFailure-PT-060-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: RELEASE
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 0/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 7655 m, 1531 m/sec, 15560 t fired, .

Time elapsed: 46 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 5/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 197255 m, 37920 m/sec, 422724 t fired, .

Time elapsed: 51 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 10/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 365369 m, 33622 m/sec, 779113 t fired, .

Time elapsed: 56 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 15/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 552157 m, 37357 m/sec, 1158096 t fired, .

Time elapsed: 61 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 20/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 740351 m, 37638 m/sec, 1567488 t fired, .

Time elapsed: 66 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 25/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 913519 m, 34633 m/sec, 1933472 t fired, .

Time elapsed: 71 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 30/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1080198 m, 33335 m/sec, 2282688 t fired, .

Time elapsed: 76 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 35/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1245727 m, 33105 m/sec, 2629783 t fired, .

Time elapsed: 81 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 40/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1388791 m, 28612 m/sec, 2935397 t fired, .

Time elapsed: 86 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 45/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1517284 m, 25698 m/sec, 3212120 t fired, .

Time elapsed: 91 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 50/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1651855 m, 26914 m/sec, 3505068 t fired, .

Time elapsed: 96 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 55/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1799715 m, 29572 m/sec, 3834673 t fired, .

Time elapsed: 101 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 60/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1937550 m, 27567 m/sec, 4132954 t fired, .

Time elapsed: 106 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 65/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2073224 m, 27134 m/sec, 4431393 t fired, .

Time elapsed: 111 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 70/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2199644 m, 25284 m/sec, 4708164 t fired, .

Time elapsed: 116 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 75/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2341996 m, 28470 m/sec, 5013608 t fired, .

Time elapsed: 121 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 80/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2467109 m, 25022 m/sec, 5272227 t fired, .

Time elapsed: 126 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 85/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2578047 m, 22187 m/sec, 5512269 t fired, .

Time elapsed: 131 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 90/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2680774 m, 20545 m/sec, 5727416 t fired, .

Time elapsed: 136 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 95/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2860946 m, 36034 m/sec, 6091826 t fired, .

Time elapsed: 141 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 100/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3042592 m, 36329 m/sec, 6471192 t fired, .

Time elapsed: 146 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-07: EF 0 0 0 0 2 0 0 2
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 105/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3246801 m, 40841 m/sec, 6889623 t fired, .

Time elapsed: 151 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type EXCL) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 59 (type FNDP) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type EQUN) for 25 CANInsertWithFailure-PT-060-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-60.sara.
lola: FINISHED task # 61 (type EXCL) for CANInsertWithFailure-PT-060-CTLFireability-07
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 2.000000
lola: memory pages used : 1
lola: CANCELED task # 59 (type FNDP) for CANInsertWithFailure-PT-060-CTLFireability-07 (obsolete)
lola: CANCELED task # 60 (type EQUN) for CANInsertWithFailure-PT-060-CTLFireability-07 (obsolete)
lola: FINISHED task # 60 (type EQUN) for CANInsertWithFailure-PT-060-CTLFireability-07
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 110/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3495265 m, 49692 m/sec, 7410647 t fired, .

Time elapsed: 156 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 115/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3577759 m, 16498 m/sec, 7590218 t fired, .

Time elapsed: 161 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 120/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3616315 m, 7711 m/sec, 7678621 t fired, .

Time elapsed: 166 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 125/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3632218 m, 3180 m/sec, 7713659 t fired, .

Time elapsed: 171 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 59 (type FNDP) for CANInsertWithFailure-PT-060-CTLFireability-07
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 22.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 44 (type EXCL) for 43 CANInsertWithFailure-PT-060-CTLFireability-13
lola: time limit : 214 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 44 (type EXCL) for CANInsertWithFailure-PT-060-CTLFireability-13
lola: result : false
lola: markings : 36
lola: fired transitions : 36
lola: time used : 4.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 CANInsertWithFailure-PT-060-CTLFireability-09
lola: time limit : 228 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space
CANInsertWithFailure-PT-060-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 1 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 0/228 0/32 CANInsertWithFailure-PT-060-CTLFireability-09 --
58 LTL SRCH 133/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3724236 m, 18403 m/sec, 7911372 t fired, .

Time elapsed: 179 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 32 (type EXCL) for CANInsertWithFailure-PT-060-CTLFireability-09
lola: result : true
lola: markings : 87
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 37 CANInsertWithFailure-PT-060-CTLFireability-11
lola: time limit : 244 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space
CANInsertWithFailure-PT-060-CTLFireability-09: CTL true CTL model checker
CANInsertWithFailure-PT-060-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 2 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 143/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3843200 m, 23792 m/sec, 8166999 t fired, .
63 LTL EXCL 10/244 1/32 CANInsertWithFailure-PT-060-CTLFireability-11 4639 m, 927 m/sec, 11603 t fired, .

Time elapsed: 189 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CANInsertWithFailure-PT-060-CTLFireability-07: EF true state space
CANInsertWithFailure-PT-060-CTLFireability-09: CTL true CTL model checker
CANInsertWithFailure-PT-060-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 2 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 LTL SRCH 148/3554 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3946561 m, 20672 m/sec, 8369341 t fired, .
63 LTL EXCL 15/244 1/32 CANInsertWithFailure-PT-060-CTLFireability-11 8635 m, 799 m/sec, 22249 t fired, .

Time elapsed: 194 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 377 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-060"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-060, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r038-tajo-167813691900746"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-060.tgz
mv CANInsertWithFailure-PT-060 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;