Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r038-tajo-167813691200257.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is BridgeAndVehicles-PT-V50P50N20, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r038-tajo-167813691200257
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.6M
-rw-r--r-- 1 mcc users 18K Feb 25 12:28 CTLCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 12:28 CTLCardinality.xml
-rw-r--r-- 1 mcc users 343K Feb 25 12:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.4M Feb 25 12:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 45K Feb 25 15:36 LTLCardinality.xml
-rw-r--r-- 1 mcc users 198K Feb 25 15:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 579K Feb 25 15:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 24K Feb 25 12:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Feb 25 12:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 398K Feb 25 12:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.5M Feb 25 12:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 15:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.3K Feb 25 15:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.0M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14
FORMULA_NAME BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678417506374

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BridgeAndVehicles-PT-V50P50N20
Not applying reductions.
Model is PT
CTLCardinality PT
starting LoLA
BK_INPUT BridgeAndVehicles-PT-V50P50N20
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393340 kB
MemFree: 9556688 kB
After kill :
MemTotal: 16393340 kB
MemFree: 16159600 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 7 (type CNST) for 6 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 23 (type CNST) for 22 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 23 (type CNST) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type CNST) for 19 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 20 (type CNST) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05
lola: result : true
lola: FINISHED task # 7 (type CNST) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02
lola: result : false
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 17 (type EXCL) for 12 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 17 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04
lola: result : true
lola: markings : 5
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 0 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 0 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 0 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 0 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 64 (type SRCH) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
lola: result : unknown
lola: markings : 13
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/CTLCardinality-62.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 65 (type FNDP) for 37 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 65 (type FNDP) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11
lola: result : true
lola: fired transitions : 41
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
sara: warning, failure of lp_solve (at job 28)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46750 t fired, 200 attempts, .
62 EF STEQ 2/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 2/276 1/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32812 m, 6562 m/sec, 71121 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 7/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 150378 t fired, 582 attempts, .
62 EF STEQ 7/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 7/276 1/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 109919 m, 15421 m/sec, 261137 t fired, .

Time elapsed: 10 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 12/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 257627 t fired, 942 attempts, .
62 EF STEQ 12/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 12/276 1/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 198191 m, 17654 m/sec, 488407 t fired, .

Time elapsed: 15 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 17/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 369853 t fired, 1296 attempts, .
62 EF STEQ 17/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 17/276 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 288907 m, 18143 m/sec, 722983 t fired, .

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 22/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 487164 t fired, 1665 attempts, .
62 EF STEQ 22/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 22/276 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 388775 m, 19973 m/sec, 996455 t fired, .

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 27/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 604900 t fired, 2031 attempts, .
62 EF STEQ 27/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 27/276 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 470446 m, 16334 m/sec, 1209209 t fired, .

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 32/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 721229 t fired, 2384 attempts, .
62 EF STEQ 32/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 32/276 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 575989 m, 21108 m/sec, 1491134 t fired, .

Time elapsed: 35 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 37/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 837931 t fired, 2736 attempts, .
62 EF STEQ 37/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 37/276 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 672934 m, 19389 m/sec, 1788013 t fired, .

Time elapsed: 40 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 42/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 954531 t fired, 3087 attempts, .
62 EF STEQ 42/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 42/276 4/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 757147 m, 16842 m/sec, 2012855 t fired, .

Time elapsed: 45 secs. Pages in use: 4
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 47/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1071619 t fired, 3436 attempts, .
62 EF STEQ 47/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 47/276 4/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 850472 m, 18665 m/sec, 2273029 t fired, .

Time elapsed: 50 secs. Pages in use: 4
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 52/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1188457 t fired, 3785 attempts, .
62 EF STEQ 52/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 52/276 5/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 957551 m, 21415 m/sec, 2577605 t fired, .

Time elapsed: 55 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 57/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1304749 t fired, 4124 attempts, .
62 EF STEQ 57/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 57/276 5/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1055612 m, 19612 m/sec, 2894882 t fired, .

Time elapsed: 60 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 62/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1420673 t fired, 4460 attempts, .
62 EF STEQ 62/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 62/276 5/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1140290 m, 16935 m/sec, 3124202 t fired, .

Time elapsed: 65 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 67/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1536334 t fired, 4794 attempts, .
62 EF STEQ 67/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 67/276 6/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1223779 m, 16697 m/sec, 3350067 t fired, .

Time elapsed: 70 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 72/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1651941 t fired, 5128 attempts, .
62 EF STEQ 72/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 72/276 6/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1333574 m, 21959 m/sec, 3685657 t fired, .

Time elapsed: 75 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 77/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1767158 t fired, 5462 attempts, .
62 EF STEQ 77/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 77/276 7/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1448879 m, 23061 m/sec, 4025565 t fired, .

Time elapsed: 80 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 82/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1879522 t fired, 5786 attempts, .
62 EF STEQ 82/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 82/276 7/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1546939 m, 19612 m/sec, 4361477 t fired, .

Time elapsed: 85 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 87/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1986853 t fired, 6094 attempts, .
62 EF STEQ 87/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 87/276 7/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1629165 m, 16445 m/sec, 4586494 t fired, .

Time elapsed: 90 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 93/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2091376 t fired, 6398 attempts, .
62 EF STEQ 93/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 93/276 8/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1713053 m, 16777 m/sec, 4816599 t fired, .

Time elapsed: 96 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 98/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2201764 t fired, 6715 attempts, .
62 EF STEQ 98/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 98/276 8/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1809533 m, 19296 m/sec, 5074771 t fired, .

Time elapsed: 101 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 103/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2315101 t fired, 7040 attempts, .
62 EF STEQ 103/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 103/276 9/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1915720 m, 21237 m/sec, 5429204 t fired, .

Time elapsed: 106 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 108/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2427765 t fired, 7366 attempts, .
62 EF STEQ 108/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 108/276 9/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2027666 m, 22389 m/sec, 5743320 t fired, .

Time elapsed: 111 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 113/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2539341 t fired, 7684 attempts, .
62 EF STEQ 113/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 113/276 9/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2133203 m, 21107 m/sec, 6126486 t fired, .

Time elapsed: 116 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 118/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2652046 t fired, 8009 attempts, .
62 EF STEQ 118/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 118/276 10/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2229904 m, 19340 m/sec, 6437080 t fired, .

Time elapsed: 121 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 123/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2764282 t fired, 8331 attempts, .
62 EF STEQ 123/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 123/276 10/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2314960 m, 17011 m/sec, 6671467 t fired, .

Time elapsed: 126 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 128/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2869615 t fired, 8634 attempts, .
62 EF STEQ 128/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 128/276 11/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2393904 m, 15788 m/sec, 6890430 t fired, .

Time elapsed: 131 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 133/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2973011 t fired, 8931 attempts, .
62 EF STEQ 133/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 133/276 11/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2474747 m, 16168 m/sec, 7116862 t fired, .

Time elapsed: 136 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 138/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3076226 t fired, 9227 attempts, .
62 EF STEQ 138/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 138/276 11/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2585337 m, 22118 m/sec, 7474743 t fired, .

Time elapsed: 141 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 143/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3183997 t fired, 9536 attempts, .
62 EF STEQ 143/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 143/276 12/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2687977 m, 20528 m/sec, 7788794 t fired, .

Time elapsed: 146 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 148/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3295581 t fired, 9855 attempts, .
62 EF STEQ 148/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 148/276 12/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2806997 m, 23804 m/sec, 8145293 t fired, .

Time elapsed: 151 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 153/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3410616 t fired, 10186 attempts, .
62 EF STEQ 153/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 153/276 13/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 2916305 m, 21861 m/sec, 8545968 t fired, .

Time elapsed: 156 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 158/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3521889 t fired, 10505 attempts, .
62 EF STEQ 158/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 158/276 13/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3022907 m, 21320 m/sec, 8919447 t fired, .

Time elapsed: 161 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 163/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3633225 t fired, 10823 attempts, .
62 EF STEQ 163/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 163/276 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3112872 m, 17993 m/sec, 9170456 t fired, .

Time elapsed: 166 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 168/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3745302 t fired, 11146 attempts, .
62 EF STEQ 168/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 168/276 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3201481 m, 17721 m/sec, 9416720 t fired, .

Time elapsed: 171 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 173/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3856439 t fired, 11464 attempts, .
62 EF STEQ 173/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 173/276 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3288420 m, 17387 m/sec, 9658159 t fired, .

Time elapsed: 176 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 178/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3968155 t fired, 11784 attempts, .
62 EF STEQ 178/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 178/276 15/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3394672 m, 21250 m/sec, 9963065 t fired, .

Time elapsed: 181 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 183/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4079498 t fired, 12103 attempts, .
62 EF STEQ 183/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 183/276 15/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3505782 m, 22222 m/sec, 10357920 t fired, .

Time elapsed: 186 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 188/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4191866 t fired, 12424 attempts, .
62 EF STEQ 188/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 188/276 16/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3631470 m, 25137 m/sec, 10698252 t fired, .

Time elapsed: 191 secs. Pages in use: 16
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 193/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4303645 t fired, 12743 attempts, .
62 EF STEQ 193/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 193/276 16/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3747839 m, 23273 m/sec, 11114246 t fired, .

Time elapsed: 196 secs. Pages in use: 16
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 198/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4418062 t fired, 13070 attempts, .
62 EF STEQ 198/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 198/276 17/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3860619 m, 22556 m/sec, 11531308 t fired, .

Time elapsed: 201 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 203/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4533471 t fired, 13402 attempts, .
62 EF STEQ 203/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 203/276 17/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 3970224 m, 21921 m/sec, 11926080 t fired, .

Time elapsed: 206 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 208/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4648234 t fired, 13732 attempts, .
62 EF STEQ 208/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 208/276 18/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4068769 m, 19709 m/sec, 12232617 t fired, .

Time elapsed: 211 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 213/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4751330 t fired, 14026 attempts, .
62 EF STEQ 213/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 213/276 18/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4147508 m, 15747 m/sec, 12453129 t fired, .

Time elapsed: 216 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 218/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4854710 t fired, 14323 attempts, .
62 EF STEQ 218/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 218/276 18/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4229935 m, 16485 m/sec, 12683317 t fired, .

Time elapsed: 221 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 223/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4957468 t fired, 14617 attempts, .
62 EF STEQ 223/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 223/276 19/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4318265 m, 17666 m/sec, 12929526 t fired, .

Time elapsed: 226 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 228/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5069278 t fired, 14938 attempts, .
62 EF STEQ 228/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 228/276 19/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4425457 m, 21438 m/sec, 13240149 t fired, .

Time elapsed: 231 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 233/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5183380 t fired, 15263 attempts, .
62 EF STEQ 233/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 233/276 20/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4544148 m, 23738 m/sec, 13627743 t fired, .

Time elapsed: 236 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 238/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5298094 t fired, 15591 attempts, .
62 EF STEQ 238/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 238/276 20/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4652102 m, 21590 m/sec, 14002461 t fired, .

Time elapsed: 241 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 243/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5412732 t fired, 15919 attempts, .
62 EF STEQ 243/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 243/276 21/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4760332 m, 21646 m/sec, 14352344 t fired, .

Time elapsed: 246 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 248/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5527226 t fired, 16248 attempts, .
62 EF STEQ 248/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 248/276 21/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 4888700 m, 25673 m/sec, 14699536 t fired, .

Time elapsed: 251 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 253/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5642383 t fired, 16579 attempts, .
62 EF STEQ 253/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 253/276 22/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5000219 m, 22303 m/sec, 15116766 t fired, .

Time elapsed: 256 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 258/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5757426 t fired, 16908 attempts, .
62 EF STEQ 258/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 258/276 22/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5112302 m, 22416 m/sec, 15534181 t fired, .

Time elapsed: 261 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 263/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5872420 t fired, 17238 attempts, .
62 EF STEQ 263/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 263/276 22/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5221833 m, 21906 m/sec, 15935709 t fired, .

Time elapsed: 266 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 268/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5986616 t fired, 17563 attempts, .
62 EF STEQ 268/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 268/276 23/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5327889 m, 21211 m/sec, 16307635 t fired, .

Time elapsed: 271 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 273/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6101796 t fired, 17894 attempts, .
62 EF STEQ 273/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 273/276 23/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 5417727 m, 17967 m/sec, 16560673 t fired, .

Time elapsed: 276 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 1 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 278/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6218144 t fired, 18224 attempts, .
62 EF STEQ 278/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 281 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 63 (type EXCL) for 0 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00
lola: time limit : 3319 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/276 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 244446 m, 48889 m/sec, 669000 t fired, .
61 EF FNDP 283/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6323571 t fired, 18526 attempts, .
62 EF STEQ 283/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 5/3319 1/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 77079 m, -1068129 m/sec, 181500 t fired, .

Time elapsed: 286 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/276 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 498057 m, 50722 m/sec, 1379265 t fired, .
61 EF FNDP 288/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6425173 t fired, 18817 attempts, .
62 EF STEQ 288/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 10/255 1/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 161106 m, 16805 m/sec, 395237 t fired, .

Time elapsed: 291 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/276 4/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 740020 m, 48392 m/sec, 2115360 t fired, .
61 EF FNDP 293/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6527129 t fired, 19109 attempts, .
62 EF STEQ 293/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 15/255 1/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 234579 m, 14694 m/sec, 579425 t fired, .

Time elapsed: 296 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 20/276 5/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 943186 m, 40633 m/sec, 2799962 t fired, .
61 EF FNDP 298/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6632103 t fired, 19408 attempts, .
62 EF STEQ 298/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 20/255 2/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 325004 m, 18085 m/sec, 810224 t fired, .

Time elapsed: 301 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 25/276 6/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 1166674 m, 44697 m/sec, 3603028 t fired, .
61 EF FNDP 303/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6749821 t fired, 19745 attempts, .
62 EF STEQ 303/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 25/255 2/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 417144 m, 18428 m/sec, 1070058 t fired, .

Time elapsed: 306 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 30/276 8/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 1391211 m, 44907 m/sec, 4411652 t fired, .
61 EF FNDP 308/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6868241 t fired, 20084 attempts, .
62 EF STEQ 308/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 30/255 3/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 507253 m, 18021 m/sec, 1303137 t fired, .

Time elapsed: 311 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 35/276 9/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 1598480 m, 41453 m/sec, 5132557 t fired, .
61 EF FNDP 313/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 6978176 t fired, 20399 attempts, .
62 EF STEQ 313/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 35/255 3/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 608753 m, 20300 m/sec, 1597119 t fired, .

Time elapsed: 316 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 40/276 10/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 1786882 m, 37680 m/sec, 5778643 t fired, .
61 EF FNDP 318/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7080907 t fired, 20693 attempts, .
62 EF STEQ 318/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 40/255 3/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 690401 m, 16329 m/sec, 1835025 t fired, .

Time elapsed: 321 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 45/276 11/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 1990670 m, 40757 m/sec, 6506962 t fired, .
61 EF FNDP 323/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7183265 t fired, 20986 attempts, .
62 EF STEQ 323/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 45/255 4/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 765840 m, 15087 m/sec, 2036199 t fired, .

Time elapsed: 326 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 50/276 12/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 2210918 m, 44049 m/sec, 7301353 t fired, .
61 EF FNDP 328/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7284852 t fired, 21275 attempts, .
62 EF STEQ 328/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 50/255 4/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 850379 m, 16907 m/sec, 2272723 t fired, .

Time elapsed: 331 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 55/276 13/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 2442212 m, 46258 m/sec, 8136373 t fired, .
61 EF FNDP 333/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7400600 t fired, 21605 attempts, .
62 EF STEQ 333/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 55/255 5/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 959410 m, 21806 m/sec, 2584329 t fired, .

Time elapsed: 336 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 60/276 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 2661248 m, 43807 m/sec, 8903424 t fired, .
61 EF FNDP 338/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7519343 t fired, 21944 attempts, .
62 EF STEQ 338/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 60/255 5/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1059670 m, 20052 m/sec, 2906318 t fired, .

Time elapsed: 341 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 3 0 2 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 65/276 15/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 2864569 m, 40664 m/sec, 9610542 t fired, .
61 EF FNDP 343/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7636726 t fired, 22281 attempts, .
62 EF STEQ 343/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.
63 EF EXCL 65/255 5/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 1147279 m, 17521 m/sec, 3143174 t fired, .

Time elapsed: 346 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 70/276 16/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 3084124 m, 43911 m/sec, 10395926 t fired, .
61 EF FNDP 348/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7755728 t fired, 22622 attempts, .
62 EF STEQ 348/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 351 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 75/276 17/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 3299738 m, 43122 m/sec, 11178929 t fired, .
61 EF FNDP 353/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7874464 t fired, 22961 attempts, .
62 EF STEQ 353/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 356 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 80/276 18/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 3528789 m, 45810 m/sec, 12012228 t fired, .
61 EF FNDP 358/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 7993789 t fired, 23302 attempts, .
62 EF STEQ 358/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 361 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 85/276 20/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 3760659 m, 46374 m/sec, 12849887 t fired, .
61 EF FNDP 363/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8114354 t fired, 23647 attempts, .
62 EF STEQ 363/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 366 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 90/276 21/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 3972101 m, 42288 m/sec, 13583221 t fired, .
61 EF FNDP 368/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8234630 t fired, 23991 attempts, .
62 EF STEQ 368/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 371 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 95/276 22/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 4181923 m, 41964 m/sec, 14320954 t fired, .
61 EF FNDP 373/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8355164 t fired, 24337 attempts, .
62 EF STEQ 373/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 376 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 100/276 23/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 4402340 m, 44083 m/sec, 15116080 t fired, .
61 EF FNDP 378/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8475367 t fired, 24681 attempts, .
62 EF STEQ 378/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 381 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 105/276 24/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 4634318 m, 46395 m/sec, 15959053 t fired, .
61 EF FNDP 383/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8595988 t fired, 25027 attempts, .
62 EF STEQ 383/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 386 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 110/276 25/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 4871861 m, 47508 m/sec, 16828912 t fired, .
61 EF FNDP 388/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8716312 t fired, 25371 attempts, .
62 EF STEQ 388/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 391 secs. Pages in use: 25
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 115/276 26/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 5104464 m, 46520 m/sec, 17676072 t fired, .
61 EF FNDP 393/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8836745 t fired, 25718 attempts, .
62 EF STEQ 393/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 396 secs. Pages in use: 26
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 120/276 28/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 5324633 m, 44033 m/sec, 18454496 t fired, .
61 EF FNDP 398/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 8956840 t fired, 26061 attempts, .
62 EF STEQ 398/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 401 secs. Pages in use: 28
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 125/276 29/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 5530579 m, 41189 m/sec, 19177516 t fired, .
61 EF FNDP 403/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9077126 t fired, 26405 attempts, .
62 EF STEQ 403/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 406 secs. Pages in use: 29
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 130/276 30/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 5743272 m, 42538 m/sec, 19930077 t fired, .
61 EF FNDP 408/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9197375 t fired, 26749 attempts, .
62 EF STEQ 408/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 411 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 135/276 31/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 5969795 m, 45304 m/sec, 20753906 t fired, .
61 EF FNDP 413/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9317643 t fired, 27093 attempts, .
62 EF STEQ 413/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 416 secs. Pages in use: 31
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 140/276 32/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 6198974 m, 45835 m/sec, 21593957 t fired, .
61 EF FNDP 418/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9437913 t fired, 27438 attempts, .
62 EF STEQ 418/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 423/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9558087 t fired, 27783 attempts, .
62 EF STEQ 423/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 48 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12
lola: time limit : 288 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/288 1/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12 139666 m, 27933 m/sec, 1027459 t fired, .
61 EF FNDP 428/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9678251 t fired, 28127 attempts, .
62 EF STEQ 428/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/288 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12 284446 m, 28956 m/sec, 2121907 t fired, .
61 EF FNDP 433/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9799016 t fired, 28473 attempts, .
62 EF STEQ 433/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/288 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12 417976 m, 26706 m/sec, 3136993 t fired, .
61 EF FNDP 438/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 9908886 t fired, 28787 attempts, .
62 EF STEQ 438/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ 0 1 0 0 4 0 0 4
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/288 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12 543463 m, 25097 m/sec, 4093264 t fired, .
61 EF FNDP 443/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10012468 t fired, 29084 attempts, .
62 EF STEQ 443/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 49 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12
lola: result : true
lola: markings : 580105
lola: fired transitions : 4372629
lola: time used : 21.000000
lola: memory pages used : 3
lola: LAUNCH task # 40 (type EXCL) for 37 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11
lola: result : true
lola: markings : 413
lola: fired transitions : 1333
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09
lola: time limit : 350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 4/350 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 299304 m, 59860 m/sec, 593675 t fired, .
61 EF FNDP 448/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10116114 t fired, 29380 attempts, .
62 EF STEQ 448/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 9/350 4/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 717069 m, 83553 m/sec, 1520998 t fired, .
61 EF FNDP 453/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10221976 t fired, 29682 attempts, .
62 EF STEQ 453/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 14/350 6/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 1139013 m, 84388 m/sec, 2470423 t fired, .
61 EF FNDP 458/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10330942 t fired, 29995 attempts, .
62 EF STEQ 458/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 19/350 8/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 1560804 m, 84358 m/sec, 3424832 t fired, .
61 EF FNDP 463/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10440644 t fired, 30308 attempts, .
62 EF STEQ 463/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 24/350 11/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 1996090 m, 87057 m/sec, 4412246 t fired, .
61 EF FNDP 468/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10557155 t fired, 30641 attempts, .
62 EF STEQ 468/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 29/350 13/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 2435726 m, 87927 m/sec, 5413307 t fired, .
61 EF FNDP 473/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10674707 t fired, 30978 attempts, .
62 EF STEQ 473/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 34/350 15/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 2824472 m, 77749 m/sec, 6299784 t fired, .
61 EF FNDP 478/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10781168 t fired, 31283 attempts, .
62 EF STEQ 478/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 39/350 17/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 3227907 m, 80687 m/sec, 7220189 t fired, .
61 EF FNDP 483/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 10894541 t fired, 31606 attempts, .
62 EF STEQ 483/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 44/350 19/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 3650215 m, 84461 m/sec, 8184840 t fired, .
61 EF FNDP 488/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11012914 t fired, 31946 attempts, .
62 EF STEQ 488/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 49/350 21/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 4084460 m, 86849 m/sec, 9178660 t fired, .
61 EF FNDP 493/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11133025 t fired, 32290 attempts, .
62 EF STEQ 493/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 54/350 24/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 4521125 m, 87333 m/sec, 10176467 t fired, .
61 EF FNDP 498/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11252997 t fired, 32633 attempts, .
62 EF STEQ 498/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 59/350 26/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 4958465 m, 87468 m/sec, 11179934 t fired, .
61 EF FNDP 503/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11373456 t fired, 32980 attempts, .
62 EF STEQ 503/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 64/350 28/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 5391625 m, 86632 m/sec, 12170404 t fired, .
61 EF FNDP 508/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11493765 t fired, 33325 attempts, .
62 EF STEQ 508/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 69/350 30/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 5828867 m, 87448 m/sec, 13172836 t fired, .
61 EF FNDP 513/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11613795 t fired, 33668 attempts, .
62 EF STEQ 513/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 74/350 32/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 6254278 m, 85082 m/sec, 14148658 t fired, .
61 EF FNDP 518/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11729537 t fired, 34000 attempts, .
62 EF STEQ 518/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 523/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11839445 t fired, 34314 attempts, .
62 EF STEQ 523/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/384 2/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 276971 m, 55394 m/sec, 1099353 t fired, .
61 EF FNDP 528/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 11946619 t fired, 34620 attempts, .
62 EF STEQ 528/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/384 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 565662 m, 57738 m/sec, 2314812 t fired, .
61 EF FNDP 533/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12055354 t fired, 34932 attempts, .
62 EF STEQ 533/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/384 5/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 879397 m, 62747 m/sec, 3645160 t fired, .
61 EF FNDP 538/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12174924 t fired, 35274 attempts, .
62 EF STEQ 538/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/384 7/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 1189340 m, 61988 m/sec, 4963356 t fired, .
61 EF FNDP 543/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12294320 t fired, 35616 attempts, .
62 EF STEQ 543/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/384 8/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 1495436 m, 61219 m/sec, 6267380 t fired, .
61 EF FNDP 548/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12412428 t fired, 35952 attempts, .
62 EF STEQ 548/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/384 10/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 1804474 m, 61807 m/sec, 7585488 t fired, .
61 EF FNDP 553/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12531739 t fired, 36294 attempts, .
62 EF STEQ 553/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/384 11/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 2113684 m, 61842 m/sec, 8905893 t fired, .
61 EF FNDP 558/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12651771 t fired, 36637 attempts, .
62 EF STEQ 558/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/384 13/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 2420400 m, 61343 m/sec, 10219390 t fired, .
61 EF FNDP 563/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12770776 t fired, 36976 attempts, .
62 EF STEQ 563/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/384 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 2729667 m, 61853 m/sec, 11541944 t fired, .
61 EF FNDP 568/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 12891021 t fired, 37322 attempts, .
62 EF STEQ 568/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/384 16/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 3034789 m, 61024 m/sec, 12849804 t fired, .
61 EF FNDP 573/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13011450 t fired, 37666 attempts, .
62 EF STEQ 573/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/384 18/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 3342716 m, 61585 m/sec, 14168148 t fired, .
61 EF FNDP 578/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13131616 t fired, 38010 attempts, .
62 EF STEQ 578/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/384 19/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 3648839 m, 61224 m/sec, 15479462 t fired, .
61 EF FNDP 583/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13252283 t fired, 38355 attempts, .
62 EF STEQ 583/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/384 21/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 3954696 m, 61171 m/sec, 16789862 t fired, .
61 EF FNDP 588/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13372155 t fired, 38698 attempts, .
62 EF STEQ 588/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/384 22/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 4259236 m, 60908 m/sec, 18098096 t fired, .
61 EF FNDP 593/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13491933 t fired, 39040 attempts, .
62 EF STEQ 593/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/384 24/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 4563046 m, 60762 m/sec, 19398293 t fired, .
61 EF FNDP 598/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13612201 t fired, 39383 attempts, .
62 EF STEQ 598/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/384 25/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 4867032 m, 60797 m/sec, 20704084 t fired, .
61 EF FNDP 603/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13732254 t fired, 39725 attempts, .
62 EF STEQ 603/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/384 27/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 5171003 m, 60794 m/sec, 22006331 t fired, .
61 EF FNDP 608/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13852349 t fired, 40068 attempts, .
62 EF STEQ 608/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/384 29/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 5472990 m, 60397 m/sec, 23303858 t fired, .
61 EF FNDP 613/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 13972172 t fired, 40410 attempts, .
62 EF STEQ 613/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 95/384 30/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 5775817 m, 60565 m/sec, 24605009 t fired, .
61 EF FNDP 618/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14092120 t fired, 40752 attempts, .
62 EF STEQ 618/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 100/384 32/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 6077231 m, 60282 m/sec, 25895914 t fired, .
61 EF FNDP 623/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14212530 t fired, 41096 attempts, .
62 EF STEQ 623/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ 0 1 0 0 3 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 628/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14333025 t fired, 41441 attempts, .
62 EF STEQ 628/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07
lola: time limit : 424 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07
lola: result : true
lola: markings : 476
lola: fired transitions : 477
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 12 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04
lola: time limit : 494 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04
lola: result : false
lola: markings : 411
lola: fired transitions : 410
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03
lola: time limit : 593 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/593 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 578026 m, 115605 m/sec, 1325775 t fired, .
61 EF FNDP 633/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14453151 t fired, 41784 attempts, .
62 EF STEQ 633/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/593 6/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 1165423 m, 117479 m/sec, 2902145 t fired, .
61 EF FNDP 638/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14573175 t fired, 42128 attempts, .
62 EF STEQ 638/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/593 9/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 1723023 m, 111520 m/sec, 4594155 t fired, .
61 EF FNDP 643/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14693644 t fired, 42473 attempts, .
62 EF STEQ 643/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/593 12/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 2227877 m, 100970 m/sec, 6170754 t fired, .
61 EF FNDP 648/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14807071 t fired, 42798 attempts, .
62 EF STEQ 648/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/593 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 2696413 m, 93707 m/sec, 7645352 t fired, .
61 EF FNDP 653/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 14912437 t fired, 43100 attempts, .
62 EF STEQ 653/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/593 16/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 3166251 m, 93967 m/sec, 9147482 t fired, .
61 EF FNDP 658/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15023237 t fired, 43418 attempts, .
62 EF STEQ 658/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/593 19/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 3686099 m, 103969 m/sec, 10851465 t fired, .
61 EF FNDP 663/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15137092 t fired, 43743 attempts, .
62 EF STEQ 663/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/593 21/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 4142506 m, 91281 m/sec, 12314503 t fired, .
61 EF FNDP 668/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15253734 t fired, 44077 attempts, .
62 EF STEQ 668/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/593 24/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 4637208 m, 98940 m/sec, 13952673 t fired, .
61 EF FNDP 673/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15369011 t fired, 44407 attempts, .
62 EF STEQ 673/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/593 26/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 5154128 m, 103384 m/sec, 15670416 t fired, .
61 EF FNDP 678/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15486375 t fired, 44742 attempts, .
62 EF STEQ 678/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/593 28/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 5590202 m, 87214 m/sec, 17094330 t fired, .
61 EF FNDP 683/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15601277 t fired, 45071 attempts, .
62 EF STEQ 683/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/593 31/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 6073926 m, 96744 m/sec, 18717952 t fired, .
61 EF FNDP 688/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15716795 t fired, 45401 attempts, .
62 EF STEQ 688/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 693/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15834931 t fired, 45742 attempts, .
62 EF STEQ 693/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01
lola: time limit : 726 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01
lola: result : false
lola: markings : 441396
lola: fired transitions : 1218325
lola: time used : 4.000000
lola: memory pages used : 3
lola: LAUNCH task # 55 (type EXCL) for 54 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14
lola: time limit : 966 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14
lola: result : true
lola: markings : 308
lola: fired transitions : 307
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13
lola: time limit : 1450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13
lola: result : true
lola: markings : 308
lola: fired transitions : 307
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10
lola: time limit : 2900 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 1/2900 1/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 90121 m, 18024 m/sec, 188132 t fired, .
61 EF FNDP 698/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 15954986 t fired, 46085 attempts, .
62 EF STEQ 698/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 6/2900 3/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 465160 m, 75007 m/sec, 1211566 t fired, .
61 EF FNDP 703/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16075011 t fired, 46428 attempts, .
62 EF STEQ 703/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 11/2900 5/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 833892 m, 73746 m/sec, 2238208 t fired, .
61 EF FNDP 708/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16195096 t fired, 46772 attempts, .
62 EF STEQ 708/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 16/2900 6/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 1200970 m, 73415 m/sec, 3267500 t fired, .
61 EF FNDP 713/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16315220 t fired, 47115 attempts, .
62 EF STEQ 713/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 21/2900 8/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 1563741 m, 72554 m/sec, 4292516 t fired, .
61 EF FNDP 718/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16435308 t fired, 47459 attempts, .
62 EF STEQ 718/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 26/2900 10/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 1924007 m, 72053 m/sec, 5313099 t fired, .
61 EF FNDP 723/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16555945 t fired, 47806 attempts, .
62 EF STEQ 723/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 31/2900 12/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 2284273 m, 72053 m/sec, 6334035 t fired, .
61 EF FNDP 728/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16676017 t fired, 48149 attempts, .
62 EF STEQ 728/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 36/2900 14/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 2643212 m, 71787 m/sec, 7353090 t fired, .
61 EF FNDP 733/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16795656 t fired, 48491 attempts, .
62 EF STEQ 733/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 41/2900 15/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 2962539 m, 63865 m/sec, 8260913 t fired, .
61 EF FNDP 738/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 16901271 t fired, 48791 attempts, .
62 EF STEQ 738/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 46/2900 17/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 3280731 m, 63638 m/sec, 9172638 t fired, .
61 EF FNDP 743/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17007826 t fired, 49095 attempts, .
62 EF STEQ 743/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 51/2900 19/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 3628270 m, 69507 m/sec, 10161290 t fired, .
61 EF FNDP 748/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17124434 t fired, 49429 attempts, .
62 EF STEQ 748/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 56/2900 20/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 3983117 m, 70969 m/sec, 11173763 t fired, .
61 EF FNDP 753/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17243762 t fired, 49771 attempts, .
62 EF STEQ 753/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 61/2900 22/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 4338608 m, 71098 m/sec, 12194735 t fired, .
61 EF FNDP 758/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17363837 t fired, 50115 attempts, .
62 EF STEQ 758/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 66/2900 24/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 4696129 m, 71504 m/sec, 13214230 t fired, .
61 EF FNDP 763/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17484245 t fired, 50459 attempts, .
62 EF STEQ 763/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 71/2900 26/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 5044501 m, 69674 m/sec, 14216172 t fired, .
61 EF FNDP 768/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17601348 t fired, 50793 attempts, .
62 EF STEQ 768/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 76/2900 27/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 5395407 m, 70181 m/sec, 15217861 t fired, .
61 EF FNDP 773/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17719442 t fired, 51131 attempts, .
62 EF STEQ 773/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 81/2900 29/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 5747308 m, 70380 m/sec, 16228789 t fired, .
61 EF FNDP 778/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17838396 t fired, 51472 attempts, .
62 EF STEQ 778/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 86/2900 31/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 6099037 m, 70345 m/sec, 17236851 t fired, .
61 EF FNDP 783/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 17957531 t fired, 51814 attempts, .
62 EF STEQ 783/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 91/2900 32/32 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 6437343 m, 67661 m/sec, 18212560 t fired, .
61 EF FNDP 788/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18072782 t fired, 52144 attempts, .
62 EF STEQ 788/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 793/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18191249 t fired, 52483 attempts, .
62 EF STEQ 793/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 798/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18309891 t fired, 52823 attempts, .
62 EF STEQ 798/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 803/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18428594 t fired, 53164 attempts, .
62 EF STEQ 803/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 808/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18546986 t fired, 53501 attempts, .
62 EF STEQ 808/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 813/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18666576 t fired, 53844 attempts, .
62 EF STEQ 813/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 818/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18785379 t fired, 54184 attempts, .
62 EF STEQ 818/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 823/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 18903997 t fired, 54524 attempts, .
62 EF STEQ 823/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 828/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19023648 t fired, 54866 attempts, .
62 EF STEQ 828/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 833/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19132460 t fired, 55178 attempts, .
62 EF STEQ 833/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 838/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19238015 t fired, 55479 attempts, .
62 EF STEQ 838/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 843/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19347945 t fired, 55794 attempts, .
62 EF STEQ 843/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 848/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19464691 t fired, 56127 attempts, .
62 EF STEQ 848/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 853/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19583430 t fired, 56467 attempts, .
62 EF STEQ 853/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 858/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19702806 t fired, 56808 attempts, .
62 EF STEQ 858/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 863/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19823217 t fired, 57153 attempts, .
62 EF STEQ 863/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 868/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 19943464 t fired, 57498 attempts, .
62 EF STEQ 868/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 873/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20064183 t fired, 57844 attempts, .
62 EF STEQ 873/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 878/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20184149 t fired, 58187 attempts, .
62 EF STEQ 878/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 883/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20304419 t fired, 58531 attempts, .
62 EF STEQ 883/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 888/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20423038 t fired, 58870 attempts, .
62 EF STEQ 888/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 893/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20542706 t fired, 59212 attempts, .
62 EF STEQ 893/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 898/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20649649 t fired, 59517 attempts, .
62 EF STEQ 898/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 903/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20767980 t fired, 59856 attempts, .
62 EF STEQ 903/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 908/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 20887092 t fired, 60196 attempts, .
62 EF STEQ 908/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 913/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21003893 t fired, 60531 attempts, .
62 EF STEQ 913/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 918/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21118269 t fired, 60858 attempts, .
62 EF STEQ 918/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 923/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21232990 t fired, 61186 attempts, .
62 EF STEQ 923/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 928/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21347113 t fired, 61513 attempts, .
62 EF STEQ 928/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 933/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21461374 t fired, 61839 attempts, .
62 EF STEQ 933/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 938/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21575713 t fired, 62166 attempts, .
62 EF STEQ 938/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 943/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21693590 t fired, 62504 attempts, .
62 EF STEQ 943/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 948/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21811789 t fired, 62842 attempts, .
62 EF STEQ 948/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 953/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 21929895 t fired, 63180 attempts, .
62 EF STEQ 953/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 958/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22047280 t fired, 63514 attempts, .
62 EF STEQ 958/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 963/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22165912 t fired, 63855 attempts, .
62 EF STEQ 963/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 968/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22284496 t fired, 64193 attempts, .
62 EF STEQ 968/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 973/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22402259 t fired, 64530 attempts, .
62 EF STEQ 973/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 978/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22520719 t fired, 64868 attempts, .
62 EF STEQ 978/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 983/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22638474 t fired, 65206 attempts, .
62 EF STEQ 983/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 988/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22758223 t fired, 65549 attempts, .
62 EF STEQ 988/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 993/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22875772 t fired, 65885 attempts, .
62 EF STEQ 993/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 998/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 22990301 t fired, 66213 attempts, .
62 EF STEQ 998/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1003/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23105106 t fired, 66541 attempts, .
62 EF STEQ 1003/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1008/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23219383 t fired, 66867 attempts, .
62 EF STEQ 1008/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1013/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23334578 t fired, 67198 attempts, .
62 EF STEQ 1013/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1018/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23449482 t fired, 67527 attempts, .
62 EF STEQ 1018/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1023/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23563267 t fired, 67852 attempts, .
62 EF STEQ 1023/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1028/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23676757 t fired, 68176 attempts, .
62 EF STEQ 1028/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1033/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23789265 t fired, 68498 attempts, .
62 EF STEQ 1033/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1038/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 23901900 t fired, 68820 attempts, .
62 EF STEQ 1038/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1043/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24016954 t fired, 69150 attempts, .
62 EF STEQ 1043/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1048/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24131081 t fired, 69476 attempts, .
62 EF STEQ 1048/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1053/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24246184 t fired, 69807 attempts, .
62 EF STEQ 1053/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1058/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24360361 t fired, 70133 attempts, .
62 EF STEQ 1058/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1063/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24472782 t fired, 70454 attempts, .
62 EF STEQ 1063/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1068/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24584991 t fired, 70775 attempts, .
62 EF STEQ 1068/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1073/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24698597 t fired, 71100 attempts, .
62 EF STEQ 1073/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1078/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24812584 t fired, 71425 attempts, .
62 EF STEQ 1078/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1083/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 24926723 t fired, 71752 attempts, .
62 EF STEQ 1083/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1088/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25041028 t fired, 72079 attempts, .
62 EF STEQ 1088/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1093/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25155029 t fired, 72405 attempts, .
62 EF STEQ 1093/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1098/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25269331 t fired, 72732 attempts, .
62 EF STEQ 1098/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1103/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25383372 t fired, 73059 attempts, .
62 EF STEQ 1103/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1108/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25497231 t fired, 73385 attempts, .
62 EF STEQ 1108/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1113/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25611246 t fired, 73711 attempts, .
62 EF STEQ 1113/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1118/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25725656 t fired, 74038 attempts, .
62 EF STEQ 1118/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1123/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25840407 t fired, 74366 attempts, .
62 EF STEQ 1123/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1128/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 25955196 t fired, 74694 attempts, .
62 EF STEQ 1128/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1133/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26071738 t fired, 75027 attempts, .
62 EF STEQ 1133/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1138/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26187274 t fired, 75358 attempts, .
62 EF STEQ 1138/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1143/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26302657 t fired, 75689 attempts, .
62 EF STEQ 1143/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1148/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26417397 t fired, 76018 attempts, .
62 EF STEQ 1148/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1153/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26531684 t fired, 76346 attempts, .
62 EF STEQ 1153/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1158/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26645906 t fired, 76674 attempts, .
62 EF STEQ 1158/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1163/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26760606 t fired, 77003 attempts, .
62 EF STEQ 1163/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1168/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26875497 t fired, 77332 attempts, .
62 EF STEQ 1168/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1173/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 26992721 t fired, 77666 attempts, .
62 EF STEQ 1173/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1178/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27106605 t fired, 77994 attempts, .
62 EF STEQ 1178/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1183/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27220664 t fired, 78322 attempts, .
62 EF STEQ 1183/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1188/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27335101 t fired, 78649 attempts, .
62 EF STEQ 1188/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1193/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27449683 t fired, 78977 attempts, .
62 EF STEQ 1193/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1198/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27564143 t fired, 79306 attempts, .
62 EF STEQ 1198/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1203/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27678272 t fired, 79633 attempts, .
62 EF STEQ 1203/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1208/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27793024 t fired, 79964 attempts, .
62 EF STEQ 1208/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1213/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 27909883 t fired, 80297 attempts, .
62 EF STEQ 1213/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1218/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28027609 t fired, 80634 attempts, .
62 EF STEQ 1218/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1223/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28146891 t fired, 80976 attempts, .
62 EF STEQ 1223/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1228/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28265809 t fired, 81317 attempts, .
62 EF STEQ 1228/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1233/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28383646 t fired, 81653 attempts, .
62 EF STEQ 1233/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1238/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28501771 t fired, 81993 attempts, .
62 EF STEQ 1238/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1243/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28618178 t fired, 82325 attempts, .
62 EF STEQ 1243/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1248/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28726365 t fired, 82634 attempts, .
62 EF STEQ 1248/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1253/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28834190 t fired, 82942 attempts, .
62 EF STEQ 1253/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1258/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 28943971 t fired, 83257 attempts, .
62 EF STEQ 1258/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1263/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29056759 t fired, 83579 attempts, .
62 EF STEQ 1263/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1268/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29171297 t fired, 83907 attempts, .
62 EF STEQ 1268/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1273/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29288886 t fired, 84245 attempts, .
62 EF STEQ 1273/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1278/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29406986 t fired, 84582 attempts, .
62 EF STEQ 1278/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1283/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29524868 t fired, 84919 attempts, .
62 EF STEQ 1283/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1288/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29642161 t fired, 85254 attempts, .
62 EF STEQ 1288/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1293/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29759143 t fired, 85590 attempts, .
62 EF STEQ 1293/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1298/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29877399 t fired, 85928 attempts, .
62 EF STEQ 1298/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1303/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 29995311 t fired, 86265 attempts, .
62 EF STEQ 1303/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1308/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30110988 t fired, 86597 attempts, .
62 EF STEQ 1308/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1313/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30225465 t fired, 86924 attempts, .
62 EF STEQ 1313/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1318/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30339672 t fired, 87250 attempts, .
62 EF STEQ 1318/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1323/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30454833 t fired, 87580 attempts, .
62 EF STEQ 1323/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1328/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30571453 t fired, 87912 attempts, .
62 EF STEQ 1328/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1333/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30691627 t fired, 88256 attempts, .
62 EF STEQ 1333/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1338/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30811611 t fired, 88599 attempts, .
62 EF STEQ 1338/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1343/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 30931948 t fired, 88943 attempts, .
62 EF STEQ 1343/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1348/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31052575 t fired, 89289 attempts, .
62 EF STEQ 1348/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1353/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31172552 t fired, 89632 attempts, .
62 EF STEQ 1353/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1358/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31292588 t fired, 89976 attempts, .
62 EF STEQ 1358/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1363/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31412401 t fired, 90319 attempts, .
62 EF STEQ 1363/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1368/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31532082 t fired, 90660 attempts, .
62 EF STEQ 1368/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1373/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31651112 t fired, 91000 attempts, .
62 EF STEQ 1373/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1378/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31769917 t fired, 91341 attempts, .
62 EF STEQ 1378/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1383/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 31888365 t fired, 91679 attempts, .
62 EF STEQ 1383/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1388/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32006861 t fired, 92019 attempts, .
62 EF STEQ 1388/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1393/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32123494 t fired, 92353 attempts, .
62 EF STEQ 1393/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1398/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32240229 t fired, 92687 attempts, .
62 EF STEQ 1398/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1403/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32356750 t fired, 93021 attempts, .
62 EF STEQ 1403/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1408/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32473090 t fired, 93353 attempts, .
62 EF STEQ 1408/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1413/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32590339 t fired, 93689 attempts, .
62 EF STEQ 1413/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1418/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32707654 t fired, 94024 attempts, .
62 EF STEQ 1418/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1423/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32824625 t fired, 94359 attempts, .
62 EF STEQ 1423/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1428/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 32941356 t fired, 94691 attempts, .
62 EF STEQ 1428/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1433/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33058509 t fired, 95027 attempts, .
62 EF STEQ 1433/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1438/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33177173 t fired, 95367 attempts, .
62 EF STEQ 1438/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1443/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33296057 t fired, 95706 attempts, .
62 EF STEQ 1443/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1448/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33415009 t fired, 96048 attempts, .
62 EF STEQ 1448/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1453/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33533279 t fired, 96386 attempts, .
62 EF STEQ 1453/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1458/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33652096 t fired, 96726 attempts, .
62 EF STEQ 1458/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1463/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33770436 t fired, 97064 attempts, .
62 EF STEQ 1463/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1468/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 33888854 t fired, 97404 attempts, .
62 EF STEQ 1468/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1473/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34007090 t fired, 97741 attempts, .
62 EF STEQ 1473/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1478/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34126542 t fired, 98084 attempts, .
62 EF STEQ 1478/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1483/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34235067 t fired, 98396 attempts, .
62 EF STEQ 1483/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1488/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34343302 t fired, 98705 attempts, .
62 EF STEQ 1488/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1493/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34452673 t fired, 99018 attempts, .
62 EF STEQ 1493/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1498/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34559653 t fired, 99325 attempts, .
62 EF STEQ 1498/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1503/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34673283 t fired, 99651 attempts, .
62 EF STEQ 1503/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1508/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34784821 t fired, 99973 attempts, .
62 EF STEQ 1508/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1513/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 34894610 t fired, 100287 attempts, .
62 EF STEQ 1513/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1518/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35006236 t fired, 100606 attempts, .
62 EF STEQ 1518/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1523/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35121764 t fired, 100938 attempts, .
62 EF STEQ 1523/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1528/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35239626 t fired, 101275 attempts, .
62 EF STEQ 1528/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1533/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35358110 t fired, 101614 attempts, .
62 EF STEQ 1533/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1538/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35477560 t fired, 101955 attempts, .
62 EF STEQ 1538/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1543/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35596751 t fired, 102297 attempts, .
62 EF STEQ 1543/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1548/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35716290 t fired, 102638 attempts, .
62 EF STEQ 1548/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1553/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35835589 t fired, 102979 attempts, .
62 EF STEQ 1553/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1558/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 35955205 t fired, 103320 attempts, .
62 EF STEQ 1558/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1563/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36071168 t fired, 103653 attempts, .
62 EF STEQ 1563/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1568/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36185009 t fired, 103979 attempts, .
62 EF STEQ 1568/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1573/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36296421 t fired, 104298 attempts, .
62 EF STEQ 1573/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1578/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36411089 t fired, 104625 attempts, .
62 EF STEQ 1578/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1583/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36526386 t fired, 104956 attempts, .
62 EF STEQ 1583/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1588/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36642026 t fired, 105288 attempts, .
62 EF STEQ 1588/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1593/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36757368 t fired, 105619 attempts, .
62 EF STEQ 1593/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1598/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36871572 t fired, 105946 attempts, .
62 EF STEQ 1598/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1603/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 36986353 t fired, 106275 attempts, .
62 EF STEQ 1603/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1608/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37101304 t fired, 106603 attempts, .
62 EF STEQ 1608/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1613/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37216675 t fired, 106934 attempts, .
62 EF STEQ 1613/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1618/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37330702 t fired, 107261 attempts, .
62 EF STEQ 1618/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1623/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37445020 t fired, 107589 attempts, .
62 EF STEQ 1623/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1628/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37558365 t fired, 107913 attempts, .
62 EF STEQ 1628/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1633/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37667104 t fired, 108223 attempts, .
62 EF STEQ 1633/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1638/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37772039 t fired, 108523 attempts, .
62 EF STEQ 1638/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1643/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37875183 t fired, 108819 attempts, .
62 EF STEQ 1643/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1648/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 37978452 t fired, 109115 attempts, .
62 EF STEQ 1648/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1653/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38093607 t fired, 109443 attempts, .
62 EF STEQ 1653/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1658/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38208902 t fired, 109773 attempts, .
62 EF STEQ 1658/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1663/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38323850 t fired, 110102 attempts, .
62 EF STEQ 1663/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1668/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38439081 t fired, 110432 attempts, .
62 EF STEQ 1668/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1673/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38551456 t fired, 110754 attempts, .
62 EF STEQ 1673/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1678/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38662212 t fired, 111071 attempts, .
62 EF STEQ 1678/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1683/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38772076 t fired, 111386 attempts, .
62 EF STEQ 1683/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1688/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38882245 t fired, 111703 attempts, .
62 EF STEQ 1688/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1693/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 38996978 t fired, 112031 attempts, .
62 EF STEQ 1693/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1698/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39110955 t fired, 112357 attempts, .
62 EF STEQ 1698/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1703/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39225323 t fired, 112685 attempts, .
62 EF STEQ 1703/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1708/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39341152 t fired, 113017 attempts, .
62 EF STEQ 1708/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1713/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39456404 t fired, 113346 attempts, .
62 EF STEQ 1713/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1718/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39571986 t fired, 113677 attempts, .
62 EF STEQ 1718/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1723/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39686560 t fired, 114004 attempts, .
62 EF STEQ 1723/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1728/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39804171 t fired, 114341 attempts, .
62 EF STEQ 1728/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1734/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 39922079 t fired, 114680 attempts, .
62 EF STEQ 1734/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1739/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40038414 t fired, 115012 attempts, .
62 EF STEQ 1739/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1744/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40153352 t fired, 115341 attempts, .
62 EF STEQ 1744/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1749/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40271434 t fired, 115678 attempts, .
62 EF STEQ 1749/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1754/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40389477 t fired, 116016 attempts, .
62 EF STEQ 1754/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1759/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40506851 t fired, 116351 attempts, .
62 EF STEQ 1759/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1764/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40626022 t fired, 116694 attempts, .
62 EF STEQ 1764/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1769/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40744161 t fired, 117033 attempts, .
62 EF STEQ 1769/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1774/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40862157 t fired, 117369 attempts, .
62 EF STEQ 1774/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1779/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 40980530 t fired, 117707 attempts, .
62 EF STEQ 1779/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1784/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41098230 t fired, 118044 attempts, .
62 EF STEQ 1784/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1789/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41216322 t fired, 118382 attempts, .
62 EF STEQ 1789/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1794/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41335495 t fired, 118725 attempts, .
62 EF STEQ 1794/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1799/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41453922 t fired, 119063 attempts, .
62 EF STEQ 1799/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1804/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41572134 t fired, 119402 attempts, .
62 EF STEQ 1804/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1809/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41690389 t fired, 119741 attempts, .
62 EF STEQ 1809/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1814/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41808056 t fired, 120076 attempts, .
62 EF STEQ 1814/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1819/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 41926622 t fired, 120416 attempts, .
62 EF STEQ 1819/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1824/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42045079 t fired, 120755 attempts, .
62 EF STEQ 1824/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1829/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42162888 t fired, 121093 attempts, .
62 EF STEQ 1829/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1834/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42281768 t fired, 121434 attempts, .
62 EF STEQ 1834/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1839/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42399581 t fired, 121770 attempts, .
62 EF STEQ 1839/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1844/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42517550 t fired, 122108 attempts, .
62 EF STEQ 1844/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1849/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42635893 t fired, 122448 attempts, .
62 EF STEQ 1849/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1854/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42754319 t fired, 122787 attempts, .
62 EF STEQ 1854/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1859/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42872744 t fired, 123125 attempts, .
62 EF STEQ 1859/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1864/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 42991802 t fired, 123467 attempts, .
62 EF STEQ 1864/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1869/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43110602 t fired, 123809 attempts, .
62 EF STEQ 1869/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1874/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43229277 t fired, 124148 attempts, .
62 EF STEQ 1874/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1879/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43348347 t fired, 124490 attempts, .
62 EF STEQ 1879/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1884/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43466609 t fired, 124828 attempts, .
62 EF STEQ 1884/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1889/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43583937 t fired, 125164 attempts, .
62 EF STEQ 1889/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1894/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43699391 t fired, 125495 attempts, .
62 EF STEQ 1894/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1899/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43814692 t fired, 125826 attempts, .
62 EF STEQ 1899/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1904/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 43930676 t fired, 126158 attempts, .
62 EF STEQ 1904/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1909/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44045140 t fired, 126484 attempts, .
62 EF STEQ 1909/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1914/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44160376 t fired, 126815 attempts, .
62 EF STEQ 1914/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1919/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44275530 t fired, 127143 attempts, .
62 EF STEQ 1919/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1924/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44393424 t fired, 127482 attempts, .
62 EF STEQ 1924/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1929/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44512326 t fired, 127823 attempts, .
62 EF STEQ 1929/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1934/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44623007 t fired, 128141 attempts, .
62 EF STEQ 1934/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1939/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44738699 t fired, 128471 attempts, .
62 EF STEQ 1939/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1944/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44845547 t fired, 128776 attempts, .
62 EF STEQ 1944/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1949/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 44955038 t fired, 129087 attempts, .
62 EF STEQ 1949/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1954/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45073231 t fired, 129425 attempts, .
62 EF STEQ 1954/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1959/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45191766 t fired, 129764 attempts, .
62 EF STEQ 1959/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1964/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45310155 t fired, 130103 attempts, .
62 EF STEQ 1964/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1969/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45428469 t fired, 130441 attempts, .
62 EF STEQ 1969/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1974/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45546776 t fired, 130779 attempts, .
62 EF STEQ 1974/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1979/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45652267 t fired, 131079 attempts, .
62 EF STEQ 1979/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1984/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45755669 t fired, 131376 attempts, .
62 EF STEQ 1984/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1989/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45859032 t fired, 131674 attempts, .
62 EF STEQ 1989/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1994/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 45966215 t fired, 131981 attempts, .
62 EF STEQ 1994/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 1999/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46083216 t fired, 132317 attempts, .
62 EF STEQ 1999/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2004/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46202181 t fired, 132658 attempts, .
62 EF STEQ 2004/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2009/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46322304 t fired, 133002 attempts, .
62 EF STEQ 2009/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2014/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46442233 t fired, 133346 attempts, .
62 EF STEQ 2014/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2019/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46562168 t fired, 133691 attempts, .
62 EF STEQ 2019/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2024/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46682300 t fired, 134035 attempts, .
62 EF STEQ 2024/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2029/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46801824 t fired, 134377 attempts, .
62 EF STEQ 2029/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2034/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 46921634 t fired, 134719 attempts, .
62 EF STEQ 2034/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2039/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47041695 t fired, 135063 attempts, .
62 EF STEQ 2039/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2044/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47162012 t fired, 135409 attempts, .
62 EF STEQ 2044/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2049/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47281871 t fired, 135752 attempts, .
62 EF STEQ 2049/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2054/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47401744 t fired, 136096 attempts, .
62 EF STEQ 2054/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2059/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47521650 t fired, 136439 attempts, .
62 EF STEQ 2059/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2064/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47641740 t fired, 136784 attempts, .
62 EF STEQ 2064/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2069/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47761379 t fired, 137126 attempts, .
62 EF STEQ 2069/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2074/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 47881178 t fired, 137469 attempts, .
62 EF STEQ 2074/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2079/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48001020 t fired, 137812 attempts, .
62 EF STEQ 2079/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2084/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48121024 t fired, 138155 attempts, .
62 EF STEQ 2084/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2089/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48240862 t fired, 138498 attempts, .
62 EF STEQ 2089/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2094/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48360625 t fired, 138839 attempts, .
62 EF STEQ 2094/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2099/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48478056 t fired, 139174 attempts, .
62 EF STEQ 2099/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2104/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48596394 t fired, 139512 attempts, .
62 EF STEQ 2104/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2109/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48714225 t fired, 139847 attempts, .
62 EF STEQ 2109/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2114/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48832702 t fired, 140185 attempts, .
62 EF STEQ 2114/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2119/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 48950563 t fired, 140524 attempts, .
62 EF STEQ 2119/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2124/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49068512 t fired, 140860 attempts, .
62 EF STEQ 2124/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2129/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49187301 t fired, 141200 attempts, .
62 EF STEQ 2129/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2134/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49305123 t fired, 141537 attempts, .
62 EF STEQ 2134/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2139/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49423300 t fired, 141875 attempts, .
62 EF STEQ 2139/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2144/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49542074 t fired, 142215 attempts, .
62 EF STEQ 2144/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2149/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49660987 t fired, 142555 attempts, .
62 EF STEQ 2149/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2154/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49779486 t fired, 142894 attempts, .
62 EF STEQ 2154/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2159/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 49898500 t fired, 143235 attempts, .
62 EF STEQ 2159/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2164/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50016499 t fired, 143572 attempts, .
62 EF STEQ 2164/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2169/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50135526 t fired, 143912 attempts, .
62 EF STEQ 2169/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2174/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50254106 t fired, 144251 attempts, .
62 EF STEQ 2174/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2179/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50372856 t fired, 144590 attempts, .
62 EF STEQ 2179/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2184/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50491390 t fired, 144929 attempts, .
62 EF STEQ 2184/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2189/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50609151 t fired, 145265 attempts, .
62 EF STEQ 2189/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2194/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50727110 t fired, 145602 attempts, .
62 EF STEQ 2194/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2199/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50846739 t fired, 145945 attempts, .
62 EF STEQ 2199/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2204/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 50965188 t fired, 146285 attempts, .
62 EF STEQ 2204/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2209/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51083909 t fired, 146624 attempts, .
62 EF STEQ 2209/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2214/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51202375 t fired, 146964 attempts, .
62 EF STEQ 2214/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2219/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51322268 t fired, 147307 attempts, .
62 EF STEQ 2219/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2224/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51441925 t fired, 147650 attempts, .
62 EF STEQ 2224/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2229/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51561818 t fired, 147993 attempts, .
62 EF STEQ 2229/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2234/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51682117 t fired, 148339 attempts, .
62 EF STEQ 2234/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2239/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51801886 t fired, 148683 attempts, .
62 EF STEQ 2239/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2244/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 51921559 t fired, 149026 attempts, .
62 EF STEQ 2244/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2249/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52041047 t fired, 149366 attempts, .
62 EF STEQ 2249/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2254/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52160973 t fired, 149711 attempts, .
62 EF STEQ 2254/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2259/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52280447 t fired, 150052 attempts, .
62 EF STEQ 2259/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2264/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52400759 t fired, 150396 attempts, .
62 EF STEQ 2264/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2269/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52520695 t fired, 150740 attempts, .
62 EF STEQ 2269/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2274/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52640207 t fired, 151079 attempts, .
62 EF STEQ 2274/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2279/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52760310 t fired, 151424 attempts, .
62 EF STEQ 2279/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2284/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52879511 t fired, 151765 attempts, .
62 EF STEQ 2284/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2289/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 52998864 t fired, 152106 attempts, .
62 EF STEQ 2289/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2294/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53119271 t fired, 152452 attempts, .
62 EF STEQ 2294/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2299/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53232267 t fired, 152776 attempts, .
62 EF STEQ 2299/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2304/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53341372 t fired, 153087 attempts, .
62 EF STEQ 2304/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2309/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53449203 t fired, 153395 attempts, .
62 EF STEQ 2309/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2314/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53554768 t fired, 153696 attempts, .
62 EF STEQ 2314/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2319/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53658517 t fired, 153993 attempts, .
62 EF STEQ 2319/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2324/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53767370 t fired, 154304 attempts, .
62 EF STEQ 2324/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2329/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53877880 t fired, 154619 attempts, .
62 EF STEQ 2329/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2334/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 53991773 t fired, 154945 attempts, .
62 EF STEQ 2334/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2339/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54106344 t fired, 155273 attempts, .
62 EF STEQ 2339/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2344/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54220803 t fired, 155602 attempts, .
62 EF STEQ 2344/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2349/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54334791 t fired, 155929 attempts, .
62 EF STEQ 2349/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2354/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54449098 t fired, 156257 attempts, .
62 EF STEQ 2354/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2359/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54562438 t fired, 156581 attempts, .
62 EF STEQ 2359/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2364/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54677097 t fired, 156909 attempts, .
62 EF STEQ 2364/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2369/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54791343 t fired, 157237 attempts, .
62 EF STEQ 2369/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2374/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 54906789 t fired, 157568 attempts, .
62 EF STEQ 2374/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2379/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55024282 t fired, 157903 attempts, .
62 EF STEQ 2379/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2384/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55142022 t fired, 158240 attempts, .
62 EF STEQ 2384/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2389/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55259849 t fired, 158577 attempts, .
62 EF STEQ 2389/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2394/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55378638 t fired, 158916 attempts, .
62 EF STEQ 2394/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2399/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55498119 t fired, 159260 attempts, .
62 EF STEQ 2399/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2404/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55616525 t fired, 159598 attempts, .
62 EF STEQ 2404/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2409/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55733884 t fired, 159935 attempts, .
62 EF STEQ 2409/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2414/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55852733 t fired, 160276 attempts, .
62 EF STEQ 2414/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-06: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-07: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-11: CONJ true CONJ
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-12: CTL true CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-13: EG true state space / EG
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-14: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00: AG 0 0 2 0 2 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 2419/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 55971341 t fired, 160614 attempts, .
62 EF STEQ 2419/3597 0/5 BridgeAndVehicles-PT-V50P50N20-CTLCardinality-00 sara is running.

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-01: CTL false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-02: INITIAL false preprocessing
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-04: CONJ false CTL model checker
BridgeAndVehicles-PT-V50P50N20-CTLCardinality-05: INITIAL true preprocessing

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed