About the Execution of LoLA for BridgeAndVehicles-PT-V20P10N50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16223.004 | 547788.00 | 3020846.00 | 4526.80 | ????????????T?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2023-input.r038-tajo-167813691100194.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is BridgeAndVehicles-PT-V20P10N50, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r038-tajo-167813691100194
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 8.1M
-rw-r--r-- 1 mcc users 19K Feb 25 12:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 125K Feb 25 12:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 347K Feb 25 12:12 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.4M Feb 25 12:12 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.6K Feb 25 15:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 35K Feb 25 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 211K Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 641K Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 12:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 25 12:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 728K Feb 25 12:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.8M Feb 25 12:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.8M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-00
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-01
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-02
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-03
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-04
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-05
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-06
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-07
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-08
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-09
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-10
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-11
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-12
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-13
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-14
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678411417831
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BridgeAndVehicles-PT-V20P10N50
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT BridgeAndVehicles-PT-V20P10N50
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA BridgeAndVehicles-PT-V20P10N50-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678411965619
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 11 (type EXCL) for 6 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 56 (type FNDP) for 37 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 37 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 37 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 1 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 1 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 3 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 1 0 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 2/197 1/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 40900 m, 8180 m/sec, 166089 t fired, .
56 EF FNDP 0/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 --
57 EF STEQ 0/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara not yet started (preprocessing).
59 EF SRCH 0/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 --
Time elapsed: 48 secs. Pages in use: 1
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 59 (type SRCH) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-11
lola: result : unknown
lola: markings : 18
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 7/197 2/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 298488 m, 51517 m/sec, 1277615 t fired, .
56 EF FNDP 5/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 69271 t fired, 679 attempts, .
57 EF STEQ 5/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 53 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 12/197 3/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 594043 m, 59111 m/sec, 2573792 t fired, .
56 EF FNDP 10/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 149459 t fired, 1386 attempts, .
57 EF STEQ 10/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 58 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 17/197 4/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 861251 m, 53441 m/sec, 3756184 t fired, .
56 EF FNDP 15/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 229796 t fired, 2082 attempts, .
57 EF STEQ 15/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 63 secs. Pages in use: 4
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 22/197 5/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 1113566 m, 50463 m/sec, 4875562 t fired, .
56 EF FNDP 20/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 309963 t fired, 2785 attempts, .
57 EF STEQ 20/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 68 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 27/197 6/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 1356030 m, 48492 m/sec, 5959307 t fired, .
56 EF FNDP 25/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 390378 t fired, 3487 attempts, .
57 EF STEQ 25/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 73 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 32/197 7/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 1591263 m, 47046 m/sec, 7013314 t fired, .
56 EF FNDP 30/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 470319 t fired, 4178 attempts, .
57 EF STEQ 30/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 78 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 37/197 8/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 1824952 m, 46737 m/sec, 8062908 t fired, .
56 EF FNDP 35/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 550716 t fired, 4873 attempts, .
57 EF STEQ 35/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 83 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 42/197 9/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 2056913 m, 46392 m/sec, 9105057 t fired, .
56 EF FNDP 40/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 631110 t fired, 5567 attempts, .
57 EF STEQ 40/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 88 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 47/197 10/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 2277622 m, 44141 m/sec, 10108442 t fired, .
56 EF FNDP 45/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 711399 t fired, 6265 attempts, .
57 EF STEQ 45/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 93 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 52/197 11/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 2506462 m, 45768 m/sec, 11136596 t fired, .
56 EF FNDP 50/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 790734 t fired, 6952 attempts, .
57 EF STEQ 50/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 98 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 57/197 12/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 2756339 m, 49975 m/sec, 12253436 t fired, .
56 EF FNDP 55/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 871082 t fired, 7654 attempts, .
57 EF STEQ 55/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 103 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 62/197 13/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 2988796 m, 46491 m/sec, 13309189 t fired, .
56 EF FNDP 60/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 951827 t fired, 8350 attempts, .
57 EF STEQ 60/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 108 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 67/197 14/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 3244365 m, 51113 m/sec, 14456215 t fired, .
56 EF FNDP 65/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1032252 t fired, 9039 attempts, .
57 EF STEQ 65/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 113 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 72/197 15/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 3480775 m, 47282 m/sec, 15528997 t fired, .
56 EF FNDP 70/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1112629 t fired, 9740 attempts, .
57 EF STEQ 70/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 118 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 77/197 17/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 3735576 m, 50960 m/sec, 16676332 t fired, .
56 EF FNDP 75/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1193393 t fired, 10442 attempts, .
57 EF STEQ 75/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 123 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 82/197 18/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 3978038 m, 48492 m/sec, 17780399 t fired, .
56 EF FNDP 80/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1273911 t fired, 11136 attempts, .
57 EF STEQ 80/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 128 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 87/197 19/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 4216748 m, 47742 m/sec, 18865833 t fired, .
56 EF FNDP 85/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1354622 t fired, 11830 attempts, .
57 EF STEQ 85/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 133 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 92/197 20/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 4478725 m, 52395 m/sec, 20051167 t fired, .
56 EF FNDP 90/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1435589 t fired, 12528 attempts, .
57 EF STEQ 90/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 138 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 97/197 21/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 4705827 m, 45420 m/sec, 21092516 t fired, .
56 EF FNDP 95/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1516061 t fired, 13227 attempts, .
57 EF STEQ 95/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 143 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 102/197 22/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 4974435 m, 53721 m/sec, 22303569 t fired, .
56 EF FNDP 100/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1596907 t fired, 13928 attempts, .
57 EF STEQ 100/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 148 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 107/197 23/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 5219616 m, 49036 m/sec, 23424803 t fired, .
56 EF FNDP 105/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1677556 t fired, 14617 attempts, .
57 EF STEQ 105/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 153 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 112/197 24/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 5447847 m, 45646 m/sec, 24478396 t fired, .
56 EF FNDP 110/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1757973 t fired, 15311 attempts, .
57 EF STEQ 110/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 158 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 117/197 25/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 5728477 m, 56126 m/sec, 25745196 t fired, .
56 EF FNDP 115/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1838673 t fired, 16004 attempts, .
57 EF STEQ 115/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 163 secs. Pages in use: 25
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 122/197 26/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 5971010 m, 48506 m/sec, 26857372 t fired, .
56 EF FNDP 120/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 1919546 t fired, 16701 attempts, .
57 EF STEQ 120/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 168 secs. Pages in use: 26
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 127/197 27/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 6207549 m, 47307 m/sec, 27949615 t fired, .
56 EF FNDP 125/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2000407 t fired, 17398 attempts, .
57 EF STEQ 125/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 173 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 132/197 28/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 6487644 m, 56019 m/sec, 29216466 t fired, .
56 EF FNDP 130/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2080780 t fired, 18097 attempts, .
57 EF STEQ 130/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 178 secs. Pages in use: 28
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 137/197 29/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 6733569 m, 49185 m/sec, 30348525 t fired, .
56 EF FNDP 135/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2161375 t fired, 18788 attempts, .
57 EF STEQ 135/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 183 secs. Pages in use: 29
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 142/197 30/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 6969845 m, 47255 m/sec, 31441417 t fired, .
56 EF FNDP 140/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2241936 t fired, 19482 attempts, .
57 EF STEQ 140/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 188 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 147/197 32/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 7239898 m, 54010 m/sec, 32670866 t fired, .
56 EF FNDP 145/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2322463 t fired, 20174 attempts, .
57 EF STEQ 145/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF FNDP 150/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2403043 t fired, 20862 attempts, .
57 EF STEQ 150/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 BridgeAndVehicles-PT-V20P10N50-CTLFireability-15
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-15
lola: result : false
lola: markings : 22603
lola: fired transitions : 45869
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 BridgeAndVehicles-PT-V20P10N50-CTLFireability-14
lola: time limit : 212 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-14
lola: result : false
lola: markings : 288
lola: fired transitions : 947
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 40 BridgeAndVehicles-PT-V20P10N50-CTLFireability-12
lola: time limit : 226 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/226 3/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-12 481247 m, 96249 m/sec, 1059348 t fired, .
56 EF FNDP 155/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2483837 t fired, 21559 attempts, .
57 EF STEQ 155/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/226 5/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-12 962320 m, 96214 m/sec, 2141346 t fired, .
56 EF FNDP 160/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2564214 t fired, 22252 attempts, .
57 EF STEQ 160/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/226 7/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-12 1447222 m, 96980 m/sec, 3239981 t fired, .
56 EF FNDP 165/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2644314 t fired, 22941 attempts, .
57 EF STEQ 165/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/226 9/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-12 1898815 m, 90318 m/sec, 4265237 t fired, .
56 EF FNDP 170/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2724701 t fired, 23637 attempts, .
57 EF STEQ 170/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 45 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-12
lola: result : true
lola: markings : 2206460
lola: fired transitions : 4966146
lola: time used : 23.000000
lola: memory pages used : 10
lola: LAUNCH task # 43 (type EXCL) for 40 BridgeAndVehicles-PT-V20P10N50-CTLFireability-12
lola: time limit : 241 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10
lola: time limit : 259 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 2/259 1/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 72194 m, 14438 m/sec, 268047 t fired, .
56 EF FNDP 175/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2805229 t fired, 24331 attempts, .
57 EF STEQ 175/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 7/259 1/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 193334 m, 24228 m/sec, 1673767 t fired, .
56 EF FNDP 180/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2885697 t fired, 25022 attempts, .
57 EF STEQ 180/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 12/259 2/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 350677 m, 31468 m/sec, 3111307 t fired, .
56 EF FNDP 185/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 2965620 t fired, 25713 attempts, .
57 EF STEQ 185/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 17/259 3/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 506973 m, 31259 m/sec, 4537023 t fired, .
56 EF FNDP 190/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3044774 t fired, 26393 attempts, .
57 EF STEQ 190/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 22/259 3/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 664148 m, 31435 m/sec, 5940142 t fired, .
56 EF FNDP 195/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3124078 t fired, 27074 attempts, .
57 EF STEQ 195/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 27/259 4/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 813363 m, 29843 m/sec, 7330388 t fired, .
56 EF FNDP 200/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3201086 t fired, 27736 attempts, .
57 EF STEQ 200/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 32/259 5/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 962277 m, 29782 m/sec, 8678952 t fired, .
56 EF FNDP 205/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3280464 t fired, 28418 attempts, .
57 EF STEQ 205/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 37/259 5/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1114213 m, 30387 m/sec, 10019239 t fired, .
56 EF FNDP 210/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3360636 t fired, 29104 attempts, .
57 EF STEQ 210/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 42/259 6/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1225758 m, 22309 m/sec, 11125693 t fired, .
56 EF FNDP 215/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3435994 t fired, 29756 attempts, .
57 EF STEQ 215/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 47/259 6/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1367321 m, 28312 m/sec, 12450056 t fired, .
56 EF FNDP 220/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3514896 t fired, 30431 attempts, .
57 EF STEQ 220/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 52/259 7/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1523732 m, 31282 m/sec, 13782286 t fired, .
56 EF FNDP 225/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3594345 t fired, 31114 attempts, .
57 EF STEQ 225/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 57/259 8/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1657364 m, 26726 m/sec, 15141216 t fired, .
56 EF FNDP 230/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3673172 t fired, 31794 attempts, .
57 EF STEQ 230/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 62/259 8/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1806252 m, 29777 m/sec, 16467264 t fired, .
56 EF FNDP 235/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3752559 t fired, 32477 attempts, .
57 EF STEQ 235/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 67/259 9/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 1944033 m, 27556 m/sec, 17810979 t fired, .
56 EF FNDP 240/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3831955 t fired, 33159 attempts, .
57 EF STEQ 240/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 72/259 10/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2091631 m, 29519 m/sec, 19140588 t fired, .
56 EF FNDP 245/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3911415 t fired, 33845 attempts, .
57 EF STEQ 245/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 77/259 10/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2231878 m, 28049 m/sec, 20485904 t fired, .
56 EF FNDP 250/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 3990198 t fired, 34520 attempts, .
57 EF STEQ 250/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 82/259 11/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2382165 m, 30057 m/sec, 21818909 t fired, .
56 EF FNDP 255/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4069040 t fired, 35192 attempts, .
57 EF STEQ 255/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 87/259 11/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2500195 m, 23606 m/sec, 22972116 t fired, .
56 EF FNDP 260/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4148923 t fired, 35885 attempts, .
57 EF STEQ 260/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 92/259 12/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2566954 m, 13351 m/sec, 23608901 t fired, .
56 EF FNDP 265/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4226976 t fired, 36556 attempts, .
57 EF STEQ 265/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 97/259 12/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2687693 m, 24147 m/sec, 24736630 t fired, .
56 EF FNDP 270/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4295641 t fired, 37150 attempts, .
57 EF STEQ 270/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 102/259 13/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2816692 m, 25799 m/sec, 25926990 t fired, .
56 EF FNDP 275/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4369101 t fired, 37778 attempts, .
57 EF STEQ 275/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 107/259 13/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 2945608 m, 25783 m/sec, 27151798 t fired, .
56 EF FNDP 280/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4448098 t fired, 38459 attempts, .
57 EF STEQ 280/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 112/259 14/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3082594 m, 27397 m/sec, 28460768 t fired, .
56 EF FNDP 285/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4527564 t fired, 39144 attempts, .
57 EF STEQ 285/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 117/259 14/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3226809 m, 28843 m/sec, 29796185 t fired, .
56 EF FNDP 290/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4606941 t fired, 39822 attempts, .
57 EF STEQ 290/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 122/259 15/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3369131 m, 28464 m/sec, 31128990 t fired, .
56 EF FNDP 295/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4686497 t fired, 40505 attempts, .
57 EF STEQ 295/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 127/259 16/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3507312 m, 27636 m/sec, 32455929 t fired, .
56 EF FNDP 300/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4765980 t fired, 41190 attempts, .
57 EF STEQ 300/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 132/259 16/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3647753 m, 28088 m/sec, 33776629 t fired, .
56 EF FNDP 305/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4845548 t fired, 41876 attempts, .
57 EF STEQ 305/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 137/259 17/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3791546 m, 28758 m/sec, 35116676 t fired, .
56 EF FNDP 310/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 4924966 t fired, 42564 attempts, .
57 EF STEQ 310/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 142/259 17/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 3934246 m, 28540 m/sec, 36444762 t fired, .
56 EF FNDP 315/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5004695 t fired, 43251 attempts, .
57 EF STEQ 315/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 147/259 18/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4070312 m, 27213 m/sec, 37775148 t fired, .
56 EF FNDP 320/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5084038 t fired, 43928 attempts, .
57 EF STEQ 320/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 152/259 19/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4210309 m, 27999 m/sec, 39089078 t fired, .
56 EF FNDP 325/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5163124 t fired, 44602 attempts, .
57 EF STEQ 325/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 157/259 19/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4363304 m, 30599 m/sec, 40460853 t fired, .
56 EF FNDP 330/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5242677 t fired, 45287 attempts, .
57 EF STEQ 330/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 162/259 20/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4513761 m, 30091 m/sec, 41837973 t fired, .
56 EF FNDP 335/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5322255 t fired, 45973 attempts, .
57 EF STEQ 335/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 167/259 21/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4665556 m, 30359 m/sec, 43192915 t fired, .
56 EF FNDP 340/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5401492 t fired, 46656 attempts, .
57 EF STEQ 340/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 172/259 21/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4820683 m, 31025 m/sec, 44559797 t fired, .
56 EF FNDP 345/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5480833 t fired, 47332 attempts, .
57 EF STEQ 345/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 177/259 22/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 4963932 m, 28649 m/sec, 45932102 t fired, .
56 EF FNDP 350/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5559784 t fired, 48015 attempts, .
57 EF STEQ 350/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 182/259 22/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 5113781 m, 29969 m/sec, 47293759 t fired, .
56 EF FNDP 355/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5639542 t fired, 48702 attempts, .
57 EF STEQ 355/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 187/259 23/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 5262402 m, 29724 m/sec, 48660875 t fired, .
56 EF FNDP 360/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5718778 t fired, 49380 attempts, .
57 EF STEQ 360/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 192/259 24/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 5410519 m, 29623 m/sec, 50020530 t fired, .
56 EF FNDP 365/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5797750 t fired, 50061 attempts, .
57 EF STEQ 365/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 197/259 24/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 5557852 m, 29466 m/sec, 51362885 t fired, .
56 EF FNDP 370/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5876997 t fired, 50738 attempts, .
57 EF STEQ 370/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 202/259 25/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 5710836 m, 30596 m/sec, 52739093 t fired, .
56 EF FNDP 375/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 5956111 t fired, 51420 attempts, .
57 EF STEQ 375/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 207/259 26/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 5857933 m, 29419 m/sec, 54098369 t fired, .
56 EF FNDP 380/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6035259 t fired, 52101 attempts, .
57 EF STEQ 380/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 212/259 26/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6007174 m, 29848 m/sec, 55469917 t fired, .
56 EF FNDP 385/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6114956 t fired, 52780 attempts, .
57 EF STEQ 385/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 217/259 27/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6156404 m, 29846 m/sec, 56836442 t fired, .
56 EF FNDP 390/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6194510 t fired, 53460 attempts, .
57 EF STEQ 390/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 222/259 28/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6310144 m, 30748 m/sec, 58186443 t fired, .
56 EF FNDP 395/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6274015 t fired, 54144 attempts, .
57 EF STEQ 395/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 227/259 28/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6453942 m, 28759 m/sec, 59560506 t fired, .
56 EF FNDP 400/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6354060 t fired, 54829 attempts, .
57 EF STEQ 400/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 232/259 29/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6603365 m, 29884 m/sec, 60938748 t fired, .
56 EF FNDP 405/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6433563 t fired, 55513 attempts, .
57 EF STEQ 405/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 237/259 29/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6752469 m, 29820 m/sec, 62312538 t fired, .
56 EF FNDP 410/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6513544 t fired, 56206 attempts, .
57 EF STEQ 410/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 242/259 30/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 6901032 m, 29712 m/sec, 63672852 t fired, .
56 EF FNDP 415/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6593154 t fired, 56887 attempts, .
57 EF STEQ 415/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 247/259 31/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 7047320 m, 29257 m/sec, 65017179 t fired, .
56 EF FNDP 420/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6668808 t fired, 57536 attempts, .
57 EF STEQ 420/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 252/259 31/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 7191782 m, 28892 m/sec, 66367318 t fired, .
56 EF FNDP 425/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6748697 t fired, 58224 attempts, .
57 EF STEQ 425/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 257/259 32/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 7341476 m, 29938 m/sec, 67738633 t fired, .
56 EF FNDP 430/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6827988 t fired, 58905 attempts, .
57 EF STEQ 430/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EF FNDP 435/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6906969 t fired, 59586 attempts, .
57 EF STEQ 435/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08
lola: time limit : 259 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/259 3/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 469130 m, 93826 m/sec, 2008849 t fired, .
56 EF FNDP 440/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 6986693 t fired, 60266 attempts, .
57 EF STEQ 440/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/259 4/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 918336 m, 89841 m/sec, 3975018 t fired, .
56 EF FNDP 445/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7065950 t fired, 60953 attempts, .
57 EF STEQ 445/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/259 6/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 1351234 m, 86579 m/sec, 5893349 t fired, .
56 EF FNDP 450/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7145392 t fired, 61636 attempts, .
57 EF STEQ 450/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/259 8/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 1772500 m, 84253 m/sec, 7765502 t fired, .
56 EF FNDP 455/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7224785 t fired, 62323 attempts, .
57 EF STEQ 455/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/259 10/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 2196665 m, 84833 m/sec, 9666627 t fired, .
56 EF FNDP 460/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7304161 t fired, 63006 attempts, .
57 EF STEQ 460/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/259 12/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 2617061 m, 84079 m/sec, 11554411 t fired, .
56 EF FNDP 465/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7384376 t fired, 63699 attempts, .
57 EF STEQ 465/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/259 14/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 3043089 m, 85205 m/sec, 13455938 t fired, .
56 EF FNDP 470/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7463955 t fired, 64382 attempts, .
57 EF STEQ 470/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/259 15/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 3470213 m, 85424 m/sec, 15366104 t fired, .
56 EF FNDP 475/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7543659 t fired, 65069 attempts, .
57 EF STEQ 475/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/259 17/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 3894762 m, 84909 m/sec, 17268336 t fired, .
56 EF FNDP 480/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7623170 t fired, 65751 attempts, .
57 EF STEQ 480/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/259 19/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 4318031 m, 84653 m/sec, 19173232 t fired, .
56 EF FNDP 485/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7702845 t fired, 66437 attempts, .
57 EF STEQ 485/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-11: EF 0 1 2 0 2 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/259 21/32 BridgeAndVehicles-PT-V20P10N50-CTLFireability-08 4734453 m, 83284 m/sec, 21060815 t fired, .
56 EF FNDP 490/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 7782601 t fired, 67123 attempts, .
57 EF STEQ 490/3552 0/5 BridgeAndVehicles-PT-V20P10N50-CTLFireability-11 sara is running.
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V20P10N50-CTLFireability-12: CONJ true CONJ
BridgeAndVehicles-PT-V20P10N50-CTLFireability-14: CTL false CTL model checker
BridgeAndVehicles-PT-V20P10N50-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BridgeAndVehicles-PT-V20P10N50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BridgeAndVehicles-PT-V20P10N50-CTLFireability-02:/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 379 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V20P10N50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V20P10N50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r038-tajo-167813691100194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V20P10N50.tgz
mv BridgeAndVehicles-PT-V20P10N50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;