Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r030-oct2-167813614800248.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool gold2022
Input is Angiogenesis-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r030-oct2-167813614800248
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 6.6K Feb 26 14:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 14:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K Feb 26 14:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 33K Feb 26 14:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 4.1K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 33K Mar 5 18:22 model.pnml
-rw-r--r-- 1 mcc users 13K Feb 26 14:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 14:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 14:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 14:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:31 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-00
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-01
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-02
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-03
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-04
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-05
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-06
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-07
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-08
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-09
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-10
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-11
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-12
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-13
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-14
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678430263651

gold2022
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> gold2022 --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55
MF=/home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
FORMULA Angiogenesis-PT-10-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX
Query index 11 was solved

Query is satisfied.
Solution found by parallel simplification (step 0)
Time left: 3589

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (15 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 0.004591 on verification
@@@0.00,6984@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --binary-query-io 1 -x 1 -n

FORMULA Angiogenesis-PT-10-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3589
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@78.48,6752580@@@
Command terminated by signal 9
@@@154.43,8526264@@@


Time left: 3287
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@103.61,7784344@@@
Command terminated by signal 9
@@@239.37,8048648@@@


Time left: 2985
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.095806 on verification
@@@0.11,59276@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --binary-query-io 1 -x 4 -n

FORMULA Angiogenesis-PT-10-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2985
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.248698 on verification
@@@0.25,64160@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --binary-query-io 1 -x 5 -n

FORMULA Angiogenesis-PT-10-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2984
------------------- QUERY 6 ----------------------
No solution found
Command terminated by signal 9
@@@156.01,8502144@@@


Time left: 2682
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@105.19,6789676@@@
Command terminated by signal 9
@@@196.90,8388168@@@


Time left: 2380
------------------- QUERY 8 ----------------------
No solution found
Command terminated by signal 9
@@@106.10,6853944@@@
Command terminated by signal 9
@@@196.18,9165472@@@


Time left: 2078
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.087285 on verification
@@@0.15,59256@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --binary-query-io 1 -x 9 -n

FORMULA Angiogenesis-PT-10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2077
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@157.15,8032796@@@


Time left: 1775
------------------- QUERY 11 ----------------------
No solution found
Command terminated by signal 9
@@@104.89,7248208@@@
Command terminated by signal 9
@@@215.42,10604972@@@


Time left: 1473
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@126.38,6571952@@@
Command terminated by signal 9
@@@250.50,10531152@@@


Time left: 1172
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.089164 on verification
@@@0.11,59120@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --binary-query-io 1 -x 13 -n

FORMULA Angiogenesis-PT-10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1171
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@115.57,6195080@@@
Command terminated by signal 9
@@@202.52,8528280@@@


Time left: 870
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 46.8457 on verification
@@@46.95,2593856@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.RVGZTFU9uD /home/mcc/BenchKit/bin/tmp/tmp.TYUwOuOv55 --binary-query-io 1 -x 15 -n

FORMULA Angiogenesis-PT-10-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 822
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 9 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 822
------------------- QUERY 2 ----------------------
Running query 2 for 598 seconds. Remaining: 9 queries and 822 seconds
No solution found
Command terminated by signal 9
@@@148.84,9532640@@@
Command terminated by signal 9
@@@357.01,16147600@@@


Time left: 465
------------------- QUERY 3 ----------------------
Time left: 465
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (9 in total)
Each query is verified by 4 parallel strategies for 51 seconds
------------------- QUERY 2 ----------------------
No solution found



Time left: 410
------------------- QUERY 3 ----------------------
No solution found



Time left: 357
------------------- QUERY 6 ----------------------
No solution found



Time left: 303
------------------- QUERY 7 ----------------------
No solution found



Time left: 249
------------------- QUERY 8 ----------------------
No solution found
Command terminated by signal 9
@@@55.22,4243292@@@


Time left: 192
------------------- QUERY 10 ----------------------
No solution found



Time left: 137
------------------- QUERY 11 ----------------------
No solution found
Command terminated by signal 9
@@@51.26,4246496@@@


Time left: 84
------------------- QUERY 12 ----------------------
No solution found



Time left: 30
------------------- QUERY 14 ----------------------
No solution found



Time left: -3
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1678433856277

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Angiogenesis-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="gold2022"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool gold2022"
echo " Input is Angiogenesis-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r030-oct2-167813614800248"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Angiogenesis-PT-10.tgz
mv Angiogenesis-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;