Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r013-oct2-167813602900770.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool tapaal
Input is BART-PT-010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r013-oct2-167813602900770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 20M
-rw-r--r-- 1 mcc users 896K Feb 26 04:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 3.2M Feb 26 04:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 615K Feb 26 04:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.9M Feb 26 04:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 242K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 668K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 250K Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 622K Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.1M Feb 26 05:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 3.8M Feb 26 05:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1010K Feb 26 04:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.4M Feb 26 04:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 92K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 187K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.4M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-010-CTLFireability-00
FORMULA_NAME BART-PT-010-CTLFireability-01
FORMULA_NAME BART-PT-010-CTLFireability-02
FORMULA_NAME BART-PT-010-CTLFireability-03
FORMULA_NAME BART-PT-010-CTLFireability-04
FORMULA_NAME BART-PT-010-CTLFireability-05
FORMULA_NAME BART-PT-010-CTLFireability-06
FORMULA_NAME BART-PT-010-CTLFireability-07
FORMULA_NAME BART-PT-010-CTLFireability-08
FORMULA_NAME BART-PT-010-CTLFireability-09
FORMULA_NAME BART-PT-010-CTLFireability-10
FORMULA_NAME BART-PT-010-CTLFireability-11
FORMULA_NAME BART-PT-010-CTLFireability-12
FORMULA_NAME BART-PT-010-CTLFireability-13
FORMULA_NAME BART-PT-010-CTLFireability-14
FORMULA_NAME BART-PT-010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678807135198

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3
MF=/home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)

Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml

Time left: 3579

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 0.000259 on verification
@@@0.05,11944@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 1 -n

FORMULA BART-PT-010-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3579
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.050288 on verification
@@@0.12,60868@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 2 -n

FORMULA BART-PT-010-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3578
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.043584 on verification
@@@1.66,60876@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 3 -n

FORMULA BART-PT-010-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3576
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.045461 on verification
@@@2.96,60944@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RPFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 4 -n

FORMULA BART-PT-010-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3573
------------------- QUERY 5 ----------------------
No solution found
Command terminated by signal 9
@@@139.15,8126512@@@


Time left: 3271
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.078034 on verification
@@@0.30,60896@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 6 -n

FORMULA BART-PT-010-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3271
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.059563 on verification
@@@0.10,60908@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 7 -n

FORMULA BART-PT-010-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3270
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.085451 on verification
@@@0.14,60992@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RPFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 8 -n

FORMULA BART-PT-010-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3270
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.337011 on verification
@@@0.40,63588@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 9 -n

FORMULA BART-PT-010-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3269
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 2.84321 on verification
@@@2.90,89532@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RPFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 10 -n

FORMULA BART-PT-010-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3266
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.059241 on verification
@@@0.13,60784@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 11 -n

FORMULA BART-PT-010-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3266
------------------- QUERY 12 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.624539 on verification
@@@0.69,89428@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RPFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 12 -n

FORMULA BART-PT-010-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3265
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@102.39,5547732@@@
Command terminated by signal 9
@@@157.77,7749588@@@


Time left: 2962
------------------- QUERY 14 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.370937 on verification
@@@0.47,70268@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 14 -n

FORMULA BART-PT-010-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2962
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.239489 on verification
@@@0.31,67760@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RPFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 15 -n

FORMULA BART-PT-010-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2961
------------------- QUERY 16 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.110917 on verification
@@@0.14,62492@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ RPFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.ioG6ON9hVL /home/mcc/BenchKit/bin/tmp/tmp.BOHC4O5VY3 --binary-query-io 1 -x 16 -n

FORMULA BART-PT-010-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2961
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 2 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 2961
------------------- QUERY 5 ----------------------
Running query 5 for 1480 seconds. Remaining: 2 queries and 2961 seconds
No solution found
Command terminated by signal 9
@@@516.10,8226492@@@
Command terminated by signal 9
@@@1181.69,16146188@@@


Time left: 1779
------------------- QUERY 13 ----------------------
Running query 13 for 1779 seconds. Remaining: 1 queries and 1779 seconds
No solution found
Command terminated by signal 9
@@@171.67,8390644@@@
Command terminated by signal 9
@@@352.72,16148516@@@


Time left: 1425
Time left: 1425
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 712 seconds
------------------- QUERY 5 ----------------------
No solution found
Command terminated by signal 9
@@@262.15,4233640@@@
Command terminated by signal 9
@@@355.75,5669652@@@
Command terminated by signal 9
@@@536.55,8441972@@@


Time left: 711
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@78.25,4106292@@@
Command terminated by signal 9
@@@117.64,5557688@@@
Command terminated by signal 9
@@@177.74,8080832@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@390.23,16022180@@@


Time left: 320
Time left: 320
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 160 seconds
------------------- QUERY 5 ----------------------
No solution found



Time left: 158
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@78.47,4097656@@@
Command terminated by signal 9
@@@119.74,5534640@@@


Time left: -5
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1678810730111

--------------------
content from stderr:

CPN OverApproximation is only usable on colored models

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool tapaal"
echo " Input is BART-PT-010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r013-oct2-167813602900770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-010.tgz
mv BART-PT-010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;