Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r010-oct2-167813598800281.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marciexred
Input is AirplaneLD-PT-0500, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r010-oct2-167813598800281
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 310K Feb 26 11:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.1M Feb 26 11:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 222K Feb 26 11:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.3M Feb 26 11:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 167K Feb 25 15:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 428K Feb 25 15:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 98K Feb 25 15:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 410K Feb 25 15:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 478K Feb 26 12:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.7M Feb 26 12:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 381K Feb 26 12:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.1M Feb 26 12:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 15:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.2M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-00
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-01
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-02
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-03
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-04
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-05
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-06
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-07
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-08
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-09
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-10
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-11
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-12
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-13
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-14
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678680159182

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marciexred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-0500
Applying reductions before tool marcie
Invoking reducer
Running Version 202303021504
[2023-03-13 04:02:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-13 04:02:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-13 04:02:41] [INFO ] Load time of PNML (sax parser for PT used): 217 ms
[2023-03-13 04:02:41] [INFO ] Transformed 3519 places.
[2023-03-13 04:02:41] [INFO ] Transformed 4008 transitions.
[2023-03-13 04:02:41] [INFO ] Parsed PT model containing 3519 places and 4008 transitions and 15278 arcs in 302 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 159 ms.
Reduce places removed 1502 places and 0 transitions.
FORMULA AirplaneLD-PT-0500-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 2015 out of 2017 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Applied a total of 0 rules in 42 ms. Remains 2017 /2017 variables (removed 0) and now considering 4008/4008 (removed 0) transitions.
// Phase 1: matrix 4008 rows 2017 cols
[2023-03-13 04:02:42] [INFO ] Computed 3 place invariants in 438 ms
[2023-03-13 04:02:43] [INFO ] Implicit Places using invariants in 1233 ms returned []
[2023-03-13 04:02:43] [INFO ] Invariant cache hit.
[2023-03-13 04:02:46] [INFO ] Implicit Places using invariants and state equation in 2530 ms returned []
Implicit Place search using SMT with State Equation took 3811 ms to find 0 implicit places.
[2023-03-13 04:02:46] [INFO ] Invariant cache hit.
[2023-03-13 04:02:48] [INFO ] Dead Transitions using invariants and state equation in 2182 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6040 ms. Remains : 2017/2017 places, 4008/4008 transitions.
Support contains 2015 out of 2017 places after structural reductions.
[2023-03-13 04:02:48] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-13 04:02:48] [INFO ] Flatten gal took : 219 ms
[2023-03-13 04:02:48] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA AirplaneLD-PT-0500-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0500-CTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-13 04:02:49] [INFO ] Flatten gal took : 166 ms
[2023-03-13 04:02:49] [INFO ] Input system was already deterministic with 4008 transitions.
Incomplete random walk after 10000 steps, including 1257 resets, run finished after 1684 ms. (steps per millisecond=5 ) properties (out of 45) seen :17
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 28) seen :0
Running SMT prover for 28 properties.
[2023-03-13 04:02:51] [INFO ] Invariant cache hit.
[2023-03-13 04:02:54] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-13 04:02:54] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-13 04:02:54] [INFO ] After 1793ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:27
[2023-03-13 04:02:55] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-13 04:02:55] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-13 04:03:00] [INFO ] After 3532ms SMT Verify possible using state equation in natural domain returned unsat :25 sat :3
[2023-03-13 04:03:01] [INFO ] After 4418ms SMT Verify possible using trap constraints in natural domain returned unsat :25 sat :3
Attempting to minimize the solution found.
Minimization took 376 ms.
[2023-03-13 04:03:01] [INFO ] After 7368ms SMT Verify possible using all constraints in natural domain returned unsat :25 sat :3
Fused 28 Parikh solutions to 2 different solutions.
Finished Parikh walk after 1 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=0 )
Parikh walk visited 3 properties in 10 ms.
Successfully simplified 25 atomic propositions for a total of 13 simplifications.
FORMULA AirplaneLD-PT-0500-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-13 04:03:01] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-13 04:03:01] [INFO ] Flatten gal took : 117 ms
FORMULA AirplaneLD-PT-0500-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0500-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 138 ms
[2023-03-13 04:03:02] [INFO ] Input system was already deterministic with 4008 transitions.
Computed a total of 2017 stabilizing places and 4008 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 2017 transition count 4008
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 5 formulas.
FORMULA AirplaneLD-PT-0500-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0500-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0500-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0500-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0500-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 2015 transition count 4008
Discarding 1995 places :
Symmetric choice reduction at 1 with 1995 rule applications. Total rules 1997 place count 20 transition count 2013
Iterating global reduction 1 with 1995 rules applied. Total rules applied 3992 place count 20 transition count 2013
Ensure Unique test removed 1995 transitions
Reduce isomorphic transitions removed 1995 transitions.
Iterating post reduction 1 with 1995 rules applied. Total rules applied 5987 place count 20 transition count 18
Applied a total of 5987 rules in 50 ms. Remains 20 /2017 variables (removed 1997) and now considering 18/4008 (removed 3990) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 20/2017 places, 18/4008 transitions.
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 1 ms
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 0 ms
[2023-03-13 04:03:02] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 2014 transition count 4008
Discarding 1995 places :
Symmetric choice reduction at 1 with 1995 rule applications. Total rules 1998 place count 19 transition count 2013
Iterating global reduction 1 with 1995 rules applied. Total rules applied 3993 place count 19 transition count 2013
Ensure Unique test removed 1995 transitions
Reduce isomorphic transitions removed 1995 transitions.
Iterating post reduction 1 with 1995 rules applied. Total rules applied 5988 place count 19 transition count 18
Applied a total of 5988 rules in 43 ms. Remains 19 /2017 variables (removed 1998) and now considering 18/4008 (removed 3990) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 19/2017 places, 18/4008 transitions.
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 0 ms
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 0 ms
[2023-03-13 04:03:02] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 2014 transition count 4008
Discarding 1496 places :
Symmetric choice reduction at 1 with 1496 rule applications. Total rules 1499 place count 518 transition count 2512
Iterating global reduction 1 with 1496 rules applied. Total rules applied 2995 place count 518 transition count 2512
Ensure Unique test removed 1496 transitions
Reduce isomorphic transitions removed 1496 transitions.
Iterating post reduction 1 with 1496 rules applied. Total rules applied 4491 place count 518 transition count 1016
Applied a total of 4491 rules in 52 ms. Remains 518 /2017 variables (removed 1499) and now considering 1016/4008 (removed 2992) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 518/2017 places, 1016/4008 transitions.
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 25 ms
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 24 ms
[2023-03-13 04:03:02] [INFO ] Input system was already deterministic with 1016 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 2014 transition count 4008
Discarding 1994 places :
Symmetric choice reduction at 1 with 1994 rule applications. Total rules 1997 place count 20 transition count 2014
Iterating global reduction 1 with 1994 rules applied. Total rules applied 3991 place count 20 transition count 2014
Ensure Unique test removed 1994 transitions
Reduce isomorphic transitions removed 1994 transitions.
Iterating post reduction 1 with 1994 rules applied. Total rules applied 5985 place count 20 transition count 20
Applied a total of 5985 rules in 46 ms. Remains 20 /2017 variables (removed 1997) and now considering 20/4008 (removed 3988) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 46 ms. Remains : 20/2017 places, 20/4008 transitions.
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 0 ms
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 0 ms
[2023-03-13 04:03:02] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 2014 transition count 4008
Discarding 1994 places :
Symmetric choice reduction at 1 with 1994 rule applications. Total rules 1997 place count 20 transition count 2014
Iterating global reduction 1 with 1994 rules applied. Total rules applied 3991 place count 20 transition count 2014
Ensure Unique test removed 1994 transitions
Reduce isomorphic transitions removed 1994 transitions.
Iterating post reduction 1 with 1994 rules applied. Total rules applied 5985 place count 20 transition count 20
Applied a total of 5985 rules in 22 ms. Remains 20 /2017 variables (removed 1997) and now considering 20/4008 (removed 3988) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 20/2017 places, 20/4008 transitions.
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 1 ms
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 1 ms
[2023-03-13 04:03:02] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 98 ms
[2023-03-13 04:03:02] [INFO ] Flatten gal took : 94 ms
[2023-03-13 04:03:02] [INFO ] Export to MCC of 5 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2023-03-13 04:03:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2017 places, 4008 transitions and 11270 arcs took 14 ms.
Total runtime 21272 ms.
There are residual formulas that ITS could not solve within timeout
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../reducer/bin//../../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLCardinality.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Net: Petri
(NrP: 2017 NrTr: 4008 NrArc: 11270)

parse formulas
formulas created successfully
place and transition orderings generation:0m 0.662sec

net check time: 0m 0.006sec

init dd package: 0m 3.127sec


RS generation: 1m38.799sec


-> reachability set: #nodes 8585 (8.6e+03) #states 4,271,787,023 (9)



starting MCC model checker
--------------------------

checking: EF [AG [AX [EF [p191<=0]]]]
normalized: E [true U ~ [E [true U EX [~ [E [true U p191<=0]]]]]]

abstracting: (p191<=0)
states: 4,267,520,006 (9)
.-> the formula is TRUE

FORMULA AirplaneLD-PT-0500-CTLCardinality-09 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 9.849sec

checking: A [~ [EX [0<=0]] U 1<=p1777]
normalized: [~ [E [~ [1<=p1777] U [EX [0<=0] & ~ [1<=p1777]]]] & ~ [EG [~ [1<=p1777]]]]

abstracting: (1<=p1777)
states: 8,526,521 (6)
.
EG iterations: 1
abstracting: (1<=p1777)
states: 8,526,521 (6)
abstracting: (0<=0)
states: 4,271,787,023 (9)
.abstracting: (1<=p1777)
states: 8,526,521 (6)
-> the formula is FALSE

FORMULA AirplaneLD-PT-0500-CTLCardinality-15 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m14.713sec

checking: AX [EG [AX [EF [p2015<=p1010]]]]
normalized: ~ [EX [~ [EG [~ [EX [~ [E [true U p2015<=p1010]]]]]]]]

abstracting: (p2015<=p1010)
states: 4,263,261,003 (9)
.
EG iterations: 0
.-> the formula is TRUE

FORMULA AirplaneLD-PT-0500-CTLCardinality-04 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.183sec

checking: [[AG [[[1<=p9 | p2012<=p1511] | EX [0<=0]]] & AX [1<=0]] | AF [~ [A [1<=p2014 U p3<=p2016]]]]
normalized: [~ [EG [[~ [EG [~ [p3<=p2016]]] & ~ [E [~ [p3<=p2016] U [~ [1<=p2014] & ~ [p3<=p2016]]]]]]] | [~ [EX [~ [1<=0]]] & ~ [E [true U ~ [[EX [0<=0] | [1<=p9 | p2012<=p1511]]]]]]]

abstracting: (p2012<=p1511)
states: 3,518,031,020 (9)
abstracting: (1<=p9)
states: 251,252,001 (8)
abstracting: (0<=0)
states: 4,271,787,023 (9)
.abstracting: (1<=0)
states: 0
.abstracting: (p3<=p2016)
states: 3,268,534,020 (9)
abstracting: (1<=p2014)
states: 4,267,017 (6)
abstracting: (p3<=p2016)
states: 3,268,534,020 (9)
abstracting: (p3<=p2016)
states: 3,268,534,020 (9)
.
EG iterations: 1
...........
EG iterations: 11
-> the formula is TRUE

FORMULA AirplaneLD-PT-0500-CTLCardinality-02 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m20.374sec

checking: EX [EX [~ [E [[[p2015<=p2014 & p9<=74] | 18<=sum(p2011, p2010, p2009, p2008, p2007, p2006, p2005, p2004, p2003, p2002, p2001, p2000, p1999, p1998, p1997, p1996, p1995, p1994, p1993, p1992, p1991, p1990, p1989, p1988, p1987, p1986, p1985, p1984, p1983, p1982, p1981, p1980, p1979, p1978, p1977, p1976, p1975, p1974, p1973, p1972, p1971, p1970, p1969, p1968, p1967, p1966, p1965, p1964, p1963, p1962, p1961, p1960, p1959, p1958, p1957, p1956, p1955, p1954, p1953, p1952, p1951, p1950, p1949, p1948, p1947, p1946, p1945, p1944, p1943, p1942, p1941, p1940, p1939, p1938, p1937, p1936, p1935, p1934, p1933, p1932, p1931, p1930, p1929, p1928, p1927, p1926, p1925, p1924, p1923, p1922, p1921, p1920, p1919, p1918, p1917, p1916, p1915, p1914, p1913, p1912, p1911, p1910, p1909, p1908, p1907, p1906, p1905, p1904, p1903, p1902, p1901, p1900, p1899, p1898, p1897, p1896, p1895, p1894, p1893, p1892, p1891, p1890, p1889, p1888, p1887, p1886, p1885, p1884, p1883, p1882, p1881, p1880, p1879, p1878, p1877, p1876, p1875, p1874, p1873, p1872, p1871, p1870, p1869, p1868, p1867, p1866, p1865, p1864, p1863, p1862, p1861, p1860, p1859, p1858, p1857, p1856, p1855, p1854, p1853, p1852, p1851, p1850, p1849, p1848, p1847, p1846, p1845, p1844, p1843, p1842, p1841, p1840, p1839, p1838, p1837, p1836, p1835, p1834, p1833, p1832, p1831, p1830, p1829, p1828, p1827, p1826, p1825, p1824, p1823, p1822, p1821, p1820, p1819, p1818, p1817, p1816, p1815, p1814, p1813, p1812, p1811, p1810, p1809, p1808, p1807, p1806, p1805, p1804, p1803, p1802, p1801, p1800, p1799, p1798, p1797, p1796, p1795, p1794, p1793, p1792, p1791, p1790, p1789, p1788, p1787, p1786, p1785, p1784, p1783, p1782, p1781, p1780, p1779, p1778, p1777, p1776, p1775, p1774, p1773, p1772, p1771, p1770, p1769, p1768, p1767, p1766, p1765, p1764, p1763, p1762, p1761, p1760, p1759, p1758, p1757, p1756, p1755, p1754, p1753, p1752, p1751, p1750, p1749, p1748, p1747, p1746, p1745, p1744, p1743, p1742, p1741, p1740, p1739, p1738, p1737, p1736, p1735, p1734, p1733, p1732, p1731, p1730, p1729, p1728, p1727, p1726, p1725, p1724, p1723, p1722, p1721, p1720, p1719, p1718, p1717, p1716, p1715, p1714, p1713, p1712, p1711, p1710, p1709, p1708, p1707, p1706, p1705, p1704, p1703, p1702, p1701, p1700, p1699, p1698, p1697, p1696, p1695, p1694, p1693, p1692, p1691, p1690, p1689, p1688, p1687, p1686, p1685, p1684, p1683, p1682, p1681, p1680, p1679, p1678, p1677, p1676, p1675, p1674, p1673, p1672, p1671, p1670, p1669, p1668, p1667, p1666, p1665, p1664, p1663, p1662, p1661, p1660, p1659, p1658, p1657, p1656, p1655, p1654, p1653, p1652, p1651, p1650, p1649, p1648, p1647, p1646, p1645, p1644, p1643, p1642, p1641, p1640, p1639, p1638, p1637, p1636, p1635, p1634, p1633, p1632, p1631, p1630, p1629, p1628, p1627, p1626, p1625, p1624, p1623, p1622, p1621, p1620, p1619, p1618, p1617, p1616, p1615, p1614, p1613, p1612, p1611, p1610, p1609, p1608, p1607, p1606, p1605, p1604, p1603, p1602, p1601, p1600, p1599, p1598, p1597, p1596, p1595, p1594, p1593, p1592, p1591, p1590, p1589, p1588, p1587, p1586, p1585, p1584, p1583, p1582, p1581, p1580, p1579, p1578, p1577, p1576, p1575, p1574, p1573, p1572, p1571, p1570, p1569, p1568, p1567, p1566, p1565, p1564, p1563, p1562, p1561, p1560, p1559, p1558, p1557, p1556, p1555, p1554, p1553, p1552, p1551, p1550, p1549, p1548, p1547, p1546, p1545, p1544, p1543, p1542, p1541, p1540, p1539, p1538, p1537, p1536, p1535, p1534, p1533, p1532, p1531, p1530, p1529, p1528, p1527, p1526, p1525, p1524, p1523, p1522, p1521, p1520, p1519, p1518, p1517, p1516, p1515, p1514, p1513, p1512)] U EX [0<=0]]]]]
normalized: EX [EX [~ [E [[18<=sum(p2011, p2010, p2009, p2008, p2007, p2006, p2005, p2004, p2003, p2002, p2001, p2000, p1999, p1998, p1997, p1996, p1995, p1994, p1993, p1992, p1991, p1990, p1989, p1988, p1987, p1986, p1985, p1984, p1983, p1982, p1981, p1980, p1979, p1978, p1977, p1976, p1975, p1974, p1973, p1972, p1971, p1970, p1969, p1968, p1967, p1966, p1965, p1964, p1963, p1962, p1961, p1960, p1959, p1958, p1957, p1956, p1955, p1954, p1953, p1952, p1951, p1950, p1949, p1948, p1947, p1946, p1945, p1944, p1943, p1942, p1941, p1940, p1939, p1938, p1937, p1936, p1935, p1934, p1933, p1932, p1931, p1930, p1929, p1928, p1927, p1926, p1925, p1924, p1923, p1922, p1921, p1920, p1919, p1918, p1917, p1916, p1915, p1914, p1913, p1912, p1911, p1910, p1909, p1908, p1907, p1906, p1905, p1904, p1903, p1902, p1901, p1900, p1899, p1898, p1897, p1896, p1895, p1894, p1893, p1892, p1891, p1890, p1889, p1888, p1887, p1886, p1885, p1884, p1883, p1882, p1881, p1880, p1879, p1878, p1877, p1876, p1875, p1874, p1873, p1872, p1871, p1870, p1869, p1868, p1867, p1866, p1865, p1864, p1863, p1862, p1861, p1860, p1859, p1858, p1857, p1856, p1855, p1854, p1853, p1852, p1851, p1850, p1849, p1848, p1847, p1846, p1845, p1844, p1843, p1842, p1841, p1840, p1839, p1838, p1837, p1836, p1835, p1834, p1833, p1832, p1831, p1830, p1829, p1828, p1827, p1826, p1825, p1824, p1823, p1822, p1821, p1820, p1819, p1818, p1817, p1816, p1815, p1814, p1813, p1812, p1811, p1810, p1809, p1808, p1807, p1806, p1805, p1804, p1803, p1802, p1801, p1800, p1799, p1798, p1797, p1796, p1795, p1794, p1793, p1792, p1791, p1790, p1789, p1788, p1787, p1786, p1785, p1784, p1783, p1782, p1781, p1780, p1779, p1778, p1777, p1776, p1775, p1774, p1773, p1772, p1771, p1770, p1769, p1768, p1767, p1766, p1765, p1764, p1763, p1762, p1761, p1760, p1759, p1758, p1757, p1756, p1755, p1754, p1753, p1752, p1751, p1750, p1749, p1748, p1747, p1746, p1745, p1744, p1743, p1742, p1741, p1740, p1739, p1738, p1737, p1736, p1735, p1734, p1733, p1732, p1731, p1730, p1729, p1728, p1727, p1726, p1725, p1724, p1723, p1722, p1721, p1720, p1719, p1718, p1717, p1716, p1715, p1714, p1713, p1712, p1711, p1710, p1709, p1708, p1707, p1706, p1705, p1704, p1703, p1702, p1701, p1700, p1699, p1698, p1697, p1696, p1695, p1694, p1693, p1692, p1691, p1690, p1689, p1688, p1687, p1686, p1685, p1684, p1683, p1682, p1681, p1680, p1679, p1678, p1677, p1676, p1675, p1674, p1673, p1672, p1671, p1670, p1669, p1668, p1667, p1666, p1665, p1664, p1663, p1662, p1661, p1660, p1659, p1658, p1657, p1656, p1655, p1654, p1653, p1652, p1651, p1650, p1649, p1648, p1647, p1646, p1645, p1644, p1643, p1642, p1641, p1640, p1639, p1638, p1637, p1636, p1635, p1634, p1633, p1632, p1631, p1630, p1629, p1628, p1627, p1626, p1625, p1624, p1623, p1622, p1621, p1620, p1619, p1618, p1617, p1616, p1615, p1614, p1613, p1612, p1611, p1610, p1609, p1608, p1607, p1606, p1605, p1604, p1603, p1602, p1601, p1600, p1599, p1598, p1597, p1596, p1595, p1594, p1593, p1592, p1591, p1590, p1589, p1588, p1587, p1586, p1585, p1584, p1583, p1582, p1581, p1580, p1579, p1578, p1577, p1576, p1575, p1574, p1573, p1572, p1571, p1570, p1569, p1568, p1567, p1566, p1565, p1564, p1563, p1562, p1561, p1560, p1559, p1558, p1557, p1556, p1555, p1554, p1553, p1552, p1551, p1550, p1549, p1548, p1547, p1546, p1545, p1544, p1543, p1542, p1541, p1540, p1539, p1538, p1537, p1536, p1535, p1534, p1533, p1532, p1531, p1530, p1529, p1528, p1527, p1526, p1525, p1524, p1523, p1522, p1521, p1520, p1519, p1518, p1517, p1516, p1515, p1514, p1513, p1512) | [p2015<=p2014 & p9<=74]] U EX [0<=0]]]]]

abstracting: (0<=0)
states: 4,271,787,023 (9)
.abstracting: (p9<=74)
states: 4,271,787,023 (9)
abstracting: (p2015<=p2014)
states: 4,263,269,019 (9)
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393220 kB
MemFree: 8040380 kB
After kill :
MemTotal: 16393220 kB
MemFree: 16082560 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
check for maximal unmarked siphon
ok
check for constant places
ok
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 0.015sec

2463 2901 3327 3561 3721 3851 3963
iterations count:772325 (192), effective:2014 (0)

initing FirstDep: 0m 0.015sec


iterations count:6277 (1), effective:5 (0)

iterations count:4691 (1), effective:1 (0)

iterations count:7031 (1), effective:9 (0)

iterations count:4008 (1), effective:0 (0)

iterations count:4009 (1), effective:1 (0)

iterations count:4009 (1), effective:1 (0)

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0500"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="marciexred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marciexred"
echo " Input is AirplaneLD-PT-0500, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r010-oct2-167813598800281"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0500.tgz
mv AirplaneLD-PT-0500 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;