Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813596000762.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-PT-005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813596000762
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 190K Feb 26 04:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 721K Feb 26 04:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 287K Feb 26 03:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 988K Feb 26 03:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 216K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 566K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 97K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 268K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.2M Feb 26 04:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 4.2M Feb 26 04:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1023K Feb 26 04:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.4M Feb 26 04:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 44K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 88K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-005-CTLFireability-00
FORMULA_NAME BART-PT-005-CTLFireability-01
FORMULA_NAME BART-PT-005-CTLFireability-02
FORMULA_NAME BART-PT-005-CTLFireability-03
FORMULA_NAME BART-PT-005-CTLFireability-04
FORMULA_NAME BART-PT-005-CTLFireability-05
FORMULA_NAME BART-PT-005-CTLFireability-06
FORMULA_NAME BART-PT-005-CTLFireability-07
FORMULA_NAME BART-PT-005-CTLFireability-08
FORMULA_NAME BART-PT-005-CTLFireability-09
FORMULA_NAME BART-PT-005-CTLFireability-10
FORMULA_NAME BART-PT-005-CTLFireability-11
FORMULA_NAME BART-PT-005-CTLFireability-12
FORMULA_NAME BART-PT-005-CTLFireability-13
FORMULA_NAME BART-PT-005-CTLFireability-14
FORMULA_NAME BART-PT-005-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678355878143

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-PT-005
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:58:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 09:58:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:58:00] [INFO ] Load time of PNML (sax parser for PT used): 155 ms
[2023-03-09 09:58:00] [INFO ] Transformed 870 places.
[2023-03-09 09:58:00] [INFO ] Transformed 1010 transitions.
[2023-03-09 09:58:00] [INFO ] Found NUPN structural information;
[2023-03-09 09:58:00] [INFO ] Parsed PT model containing 870 places and 1010 transitions and 8100 arcs in 232 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 51 ms.
Reduce places removed 210 places and 0 transitions.
Support contains 660 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Applied a total of 0 rules in 16 ms. Remains 660 /660 variables (removed 0) and now considering 1010/1010 (removed 0) transitions.
// Phase 1: matrix 1010 rows 660 cols
[2023-03-09 09:58:01] [INFO ] Computed 5 place invariants in 27 ms
[2023-03-09 09:58:01] [INFO ] Implicit Places using invariants in 442 ms returned []
[2023-03-09 09:58:01] [INFO ] Invariant cache hit.
[2023-03-09 09:58:02] [INFO ] Implicit Places using invariants and state equation in 678 ms returned []
Implicit Place search using SMT with State Equation took 1148 ms to find 0 implicit places.
[2023-03-09 09:58:02] [INFO ] Invariant cache hit.
[2023-03-09 09:58:03] [INFO ] Dead Transitions using invariants and state equation in 756 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1921 ms. Remains : 660/660 places, 1010/1010 transitions.
Support contains 660 out of 660 places after structural reductions.
[2023-03-09 09:58:03] [INFO ] Flatten gal took : 100 ms
[2023-03-09 09:58:03] [INFO ] Flatten gal took : 75 ms
[2023-03-09 09:58:04] [INFO ] Input system was already deterministic with 1010 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 288 ms. (steps per millisecond=34 ) properties (out of 63) seen :62
Finished Best-First random walk after 327 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=163 )
[2023-03-09 09:58:04] [INFO ] Flatten gal took : 50 ms
[2023-03-09 09:58:05] [INFO ] Flatten gal took : 66 ms
[2023-03-09 09:58:05] [INFO ] Input system was already deterministic with 1010 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 115 places :
Symmetric choice reduction at 0 with 115 rule applications. Total rules 115 place count 545 transition count 895
Iterating global reduction 0 with 115 rules applied. Total rules applied 230 place count 545 transition count 895
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 325 place count 450 transition count 800
Iterating global reduction 0 with 95 rules applied. Total rules applied 420 place count 450 transition count 800
Applied a total of 420 rules in 134 ms. Remains 450 /660 variables (removed 210) and now considering 800/1010 (removed 210) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 134 ms. Remains : 450/660 places, 800/1010 transitions.
[2023-03-09 09:58:05] [INFO ] Flatten gal took : 20 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 18 ms
[2023-03-09 09:58:06] [INFO ] Input system was already deterministic with 800 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 115 places :
Symmetric choice reduction at 0 with 115 rule applications. Total rules 115 place count 545 transition count 895
Iterating global reduction 0 with 115 rules applied. Total rules applied 230 place count 545 transition count 895
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 325 place count 450 transition count 800
Iterating global reduction 0 with 95 rules applied. Total rules applied 420 place count 450 transition count 800
Applied a total of 420 rules in 40 ms. Remains 450 /660 variables (removed 210) and now considering 800/1010 (removed 210) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 450/660 places, 800/1010 transitions.
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 17 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 19 ms
[2023-03-09 09:58:06] [INFO ] Input system was already deterministic with 800 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Applied a total of 0 rules in 4 ms. Remains 660 /660 variables (removed 0) and now considering 1010/1010 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 660/660 places, 1010/1010 transitions.
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 24 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 27 ms
[2023-03-09 09:58:06] [INFO ] Input system was already deterministic with 1010 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Applied a total of 0 rules in 6 ms. Remains 660 /660 variables (removed 0) and now considering 1010/1010 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 660/660 places, 1010/1010 transitions.
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 30 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 27 ms
[2023-03-09 09:58:06] [INFO ] Input system was already deterministic with 1010 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Applied a total of 0 rules in 6 ms. Remains 660 /660 variables (removed 0) and now considering 1010/1010 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 660/660 places, 1010/1010 transitions.
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 30 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 24 ms
[2023-03-09 09:58:06] [INFO ] Input system was already deterministic with 1010 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Applied a total of 0 rules in 8 ms. Remains 660 /660 variables (removed 0) and now considering 1010/1010 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 660/660 places, 1010/1010 transitions.
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 31 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 25 ms
[2023-03-09 09:58:06] [INFO ] Input system was already deterministic with 1010 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 15 place count 660 transition count 995
Reduce places removed 15 places and 0 transitions.
Performed 130 Post agglomeration using F-continuation condition.Transition count delta: 130
Iterating post reduction 1 with 145 rules applied. Total rules applied 160 place count 645 transition count 865
Reduce places removed 130 places and 0 transitions.
Iterating post reduction 2 with 130 rules applied. Total rules applied 290 place count 515 transition count 865
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 295 place count 510 transition count 860
Iterating global reduction 3 with 5 rules applied. Total rules applied 300 place count 510 transition count 860
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 3 with 40 rules applied. Total rules applied 340 place count 490 transition count 840
Applied a total of 340 rules in 64 ms. Remains 490 /660 variables (removed 170) and now considering 840/1010 (removed 170) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 64 ms. Remains : 490/660 places, 840/1010 transitions.
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 16 ms
[2023-03-09 09:58:06] [INFO ] Flatten gal took : 17 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 840 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Applied a total of 0 rules in 3 ms. Remains 660 /660 variables (removed 0) and now considering 1010/1010 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 660/660 places, 1010/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 21 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 26 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 1010 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 160 places :
Symmetric choice reduction at 0 with 160 rule applications. Total rules 160 place count 500 transition count 850
Iterating global reduction 0 with 160 rules applied. Total rules applied 320 place count 500 transition count 850
Discarding 133 places :
Symmetric choice reduction at 0 with 133 rule applications. Total rules 453 place count 367 transition count 717
Iterating global reduction 0 with 133 rules applied. Total rules applied 586 place count 367 transition count 717
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 605 place count 348 transition count 698
Iterating global reduction 0 with 19 rules applied. Total rules applied 624 place count 348 transition count 698
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 639 place count 333 transition count 683
Iterating global reduction 0 with 15 rules applied. Total rules applied 654 place count 333 transition count 683
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 669 place count 318 transition count 668
Iterating global reduction 0 with 15 rules applied. Total rules applied 684 place count 318 transition count 668
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 699 place count 303 transition count 653
Iterating global reduction 0 with 15 rules applied. Total rules applied 714 place count 303 transition count 653
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 729 place count 288 transition count 638
Iterating global reduction 0 with 15 rules applied. Total rules applied 744 place count 288 transition count 638
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 759 place count 273 transition count 623
Iterating global reduction 0 with 15 rules applied. Total rules applied 774 place count 273 transition count 623
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 784 place count 263 transition count 613
Iterating global reduction 0 with 10 rules applied. Total rules applied 794 place count 263 transition count 613
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 804 place count 253 transition count 603
Iterating global reduction 0 with 10 rules applied. Total rules applied 814 place count 253 transition count 603
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 819 place count 248 transition count 598
Iterating global reduction 0 with 5 rules applied. Total rules applied 824 place count 248 transition count 598
Applied a total of 824 rules in 70 ms. Remains 248 /660 variables (removed 412) and now considering 598/1010 (removed 412) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 248/660 places, 598/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 9 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 598 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Graph (trivial) has 1004 edges and 660 vertex of which 656 / 660 are part of one of the 5 SCC in 3 ms
Free SCC test removed 651 places
Ensure Unique test removed 998 transitions
Reduce isomorphic transitions removed 998 transitions.
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 6 transition count 8
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 4 transition count 7
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 4 transition count 5
Applied a total of 10 rules in 7 ms. Remains 4 /660 variables (removed 656) and now considering 5/1010 (removed 1005) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 4/660 places, 5/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 158 places :
Symmetric choice reduction at 0 with 158 rule applications. Total rules 158 place count 502 transition count 852
Iterating global reduction 0 with 158 rules applied. Total rules applied 316 place count 502 transition count 852
Discarding 131 places :
Symmetric choice reduction at 0 with 131 rule applications. Total rules 447 place count 371 transition count 721
Iterating global reduction 0 with 131 rules applied. Total rules applied 578 place count 371 transition count 721
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 596 place count 353 transition count 703
Iterating global reduction 0 with 18 rules applied. Total rules applied 614 place count 353 transition count 703
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 628 place count 339 transition count 689
Iterating global reduction 0 with 14 rules applied. Total rules applied 642 place count 339 transition count 689
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 655 place count 326 transition count 676
Iterating global reduction 0 with 13 rules applied. Total rules applied 668 place count 326 transition count 676
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 681 place count 313 transition count 663
Iterating global reduction 0 with 13 rules applied. Total rules applied 694 place count 313 transition count 663
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 707 place count 300 transition count 650
Iterating global reduction 0 with 13 rules applied. Total rules applied 720 place count 300 transition count 650
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 733 place count 287 transition count 637
Iterating global reduction 0 with 13 rules applied. Total rules applied 746 place count 287 transition count 637
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 755 place count 278 transition count 628
Iterating global reduction 0 with 9 rules applied. Total rules applied 764 place count 278 transition count 628
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 773 place count 269 transition count 619
Iterating global reduction 0 with 9 rules applied. Total rules applied 782 place count 269 transition count 619
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 785 place count 266 transition count 616
Iterating global reduction 0 with 3 rules applied. Total rules applied 788 place count 266 transition count 616
Applied a total of 788 rules in 78 ms. Remains 266 /660 variables (removed 394) and now considering 616/1010 (removed 394) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 78 ms. Remains : 266/660 places, 616/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 12 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 616 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Graph (trivial) has 961 edges and 660 vertex of which 517 / 660 are part of one of the 4 SCC in 1 ms
Free SCC test removed 513 places
Ensure Unique test removed 787 transitions
Reduce isomorphic transitions removed 787 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 65 transitions
Trivial Post-agglo rules discarded 65 transitions
Performed 65 trivial Post agglomeration. Transition count delta: 65
Iterating post reduction 0 with 65 rules applied. Total rules applied 66 place count 146 transition count 158
Reduce places removed 65 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 69 rules applied. Total rules applied 135 place count 81 transition count 154
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 140 place count 77 transition count 153
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 140 place count 77 transition count 148
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 150 place count 72 transition count 148
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 156 place count 66 transition count 142
Iterating global reduction 3 with 6 rules applied. Total rules applied 162 place count 66 transition count 142
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 163 place count 66 transition count 141
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 167 place count 62 transition count 137
Iterating global reduction 4 with 4 rules applied. Total rules applied 171 place count 62 transition count 137
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 174 place count 59 transition count 134
Iterating global reduction 4 with 3 rules applied. Total rules applied 177 place count 59 transition count 134
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 180 place count 56 transition count 131
Iterating global reduction 4 with 3 rules applied. Total rules applied 183 place count 56 transition count 131
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 185 place count 54 transition count 129
Iterating global reduction 4 with 2 rules applied. Total rules applied 187 place count 54 transition count 129
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 189 place count 52 transition count 127
Iterating global reduction 4 with 2 rules applied. Total rules applied 191 place count 52 transition count 127
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 192 place count 51 transition count 126
Iterating global reduction 4 with 1 rules applied. Total rules applied 193 place count 51 transition count 126
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 205 place count 45 transition count 120
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 207 place count 45 transition count 118
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 209 place count 44 transition count 117
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 211 place count 44 transition count 115
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 213 place count 43 transition count 114
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 215 place count 43 transition count 112
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 217 place count 42 transition count 111
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 219 place count 42 transition count 109
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 221 place count 41 transition count 108
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 223 place count 41 transition count 106
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 225 place count 40 transition count 105
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 227 place count 40 transition count 103
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 229 place count 39 transition count 102
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 231 place count 39 transition count 100
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 233 place count 38 transition count 99
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 235 place count 38 transition count 97
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 237 place count 37 transition count 96
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 239 place count 37 transition count 94
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 241 place count 36 transition count 93
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 243 place count 36 transition count 91
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 245 place count 35 transition count 90
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 247 place count 35 transition count 88
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 249 place count 34 transition count 87
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 251 place count 34 transition count 85
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 253 place count 33 transition count 84
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 255 place count 33 transition count 82
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 257 place count 32 transition count 81
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 259 place count 32 transition count 79
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 261 place count 31 transition count 78
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 263 place count 31 transition count 76
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 265 place count 30 transition count 75
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 267 place count 30 transition count 73
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 269 place count 29 transition count 72
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 271 place count 29 transition count 70
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 273 place count 28 transition count 69
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 275 place count 28 transition count 67
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 277 place count 27 transition count 66
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 279 place count 27 transition count 64
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 281 place count 26 transition count 63
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 283 place count 26 transition count 61
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 285 place count 25 transition count 60
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 287 place count 25 transition count 58
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 289 place count 24 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 291 place count 24 transition count 55
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 293 place count 23 transition count 54
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 295 place count 23 transition count 52
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 297 place count 22 transition count 51
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 299 place count 22 transition count 49
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 301 place count 21 transition count 48
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 303 place count 21 transition count 46
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 305 place count 20 transition count 45
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 307 place count 20 transition count 43
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 309 place count 19 transition count 42
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 311 place count 19 transition count 40
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 313 place count 18 transition count 39
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 315 place count 18 transition count 37
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 317 place count 17 transition count 36
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 319 place count 17 transition count 34
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 321 place count 16 transition count 33
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 323 place count 16 transition count 31
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 325 place count 15 transition count 30
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 327 place count 15 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 329 place count 14 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 331 place count 14 transition count 25
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 333 place count 13 transition count 24
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 36 with 2 rules applied. Total rules applied 335 place count 13 transition count 22
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 37 with 2 rules applied. Total rules applied 337 place count 12 transition count 21
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 37 with 3 rules applied. Total rules applied 340 place count 12 transition count 18
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 38 with 2 rules applied. Total rules applied 342 place count 11 transition count 17
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 39 with 3 rules applied. Total rules applied 345 place count 11 transition count 14
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 39 with 1 Pre rules applied. Total rules applied 345 place count 11 transition count 13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 39 with 2 rules applied. Total rules applied 347 place count 10 transition count 13
Applied a total of 347 rules in 51 ms. Remains 10 /660 variables (removed 650) and now considering 13/1010 (removed 997) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 10/660 places, 13/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 13 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Graph (trivial) has 1008 edges and 660 vertex of which 658 / 660 are part of one of the 5 SCC in 1 ms
Free SCC test removed 653 places
Ensure Unique test removed 1002 transitions
Reduce isomorphic transitions removed 1002 transitions.
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 4 place count 3 transition count 5
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 1 with 1 rules applied. Total rules applied 5 place count 3 transition count 4
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 5 place count 3 transition count 3
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 7 place count 2 transition count 3
Applied a total of 7 rules in 3 ms. Remains 2 /660 variables (removed 658) and now considering 3/1010 (removed 1007) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 2/660 places, 3/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Graph (trivial) has 963 edges and 660 vertex of which 387 / 660 are part of one of the 3 SCC in 1 ms
Free SCC test removed 384 places
Ensure Unique test removed 590 transitions
Reduce isomorphic transitions removed 590 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 132 transitions
Trivial Post-agglo rules discarded 132 transitions
Performed 132 trivial Post agglomeration. Transition count delta: 132
Iterating post reduction 0 with 132 rules applied. Total rules applied 133 place count 275 transition count 288
Reduce places removed 132 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 134 rules applied. Total rules applied 267 place count 143 transition count 286
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 270 place count 141 transition count 285
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 270 place count 141 transition count 277
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 286 place count 133 transition count 277
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 299 place count 120 transition count 264
Iterating global reduction 3 with 13 rules applied. Total rules applied 312 place count 120 transition count 264
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 315 place count 120 transition count 261
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 323 place count 112 transition count 253
Iterating global reduction 4 with 8 rules applied. Total rules applied 331 place count 112 transition count 253
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 337 place count 106 transition count 247
Iterating global reduction 4 with 6 rules applied. Total rules applied 343 place count 106 transition count 247
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 349 place count 100 transition count 241
Iterating global reduction 4 with 6 rules applied. Total rules applied 355 place count 100 transition count 241
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 359 place count 96 transition count 237
Iterating global reduction 4 with 4 rules applied. Total rules applied 363 place count 96 transition count 237
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 367 place count 92 transition count 233
Iterating global reduction 4 with 4 rules applied. Total rules applied 371 place count 92 transition count 233
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 373 place count 90 transition count 231
Iterating global reduction 4 with 2 rules applied. Total rules applied 375 place count 90 transition count 231
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 4 with 24 rules applied. Total rules applied 399 place count 78 transition count 219
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 403 place count 78 transition count 215
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 407 place count 76 transition count 213
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 411 place count 76 transition count 209
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 415 place count 74 transition count 207
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 419 place count 74 transition count 203
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 423 place count 72 transition count 201
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 427 place count 72 transition count 197
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 8 with 4 rules applied. Total rules applied 431 place count 70 transition count 195
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 8 with 4 rules applied. Total rules applied 435 place count 70 transition count 191
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 9 with 4 rules applied. Total rules applied 439 place count 68 transition count 189
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 9 with 4 rules applied. Total rules applied 443 place count 68 transition count 185
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 10 with 4 rules applied. Total rules applied 447 place count 66 transition count 183
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 10 with 4 rules applied. Total rules applied 451 place count 66 transition count 179
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 11 with 4 rules applied. Total rules applied 455 place count 64 transition count 177
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 11 with 4 rules applied. Total rules applied 459 place count 64 transition count 173
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 12 with 4 rules applied. Total rules applied 463 place count 62 transition count 171
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 467 place count 62 transition count 167
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 13 with 4 rules applied. Total rules applied 471 place count 60 transition count 165
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 13 with 4 rules applied. Total rules applied 475 place count 60 transition count 161
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 14 with 4 rules applied. Total rules applied 479 place count 58 transition count 159
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 14 with 4 rules applied. Total rules applied 483 place count 58 transition count 155
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 15 with 4 rules applied. Total rules applied 487 place count 56 transition count 153
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 15 with 4 rules applied. Total rules applied 491 place count 56 transition count 149
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 16 with 4 rules applied. Total rules applied 495 place count 54 transition count 147
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 499 place count 54 transition count 143
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 17 with 4 rules applied. Total rules applied 503 place count 52 transition count 141
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 17 with 4 rules applied. Total rules applied 507 place count 52 transition count 137
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 18 with 4 rules applied. Total rules applied 511 place count 50 transition count 135
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 18 with 4 rules applied. Total rules applied 515 place count 50 transition count 131
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 19 with 4 rules applied. Total rules applied 519 place count 48 transition count 129
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 19 with 4 rules applied. Total rules applied 523 place count 48 transition count 125
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 20 with 4 rules applied. Total rules applied 527 place count 46 transition count 123
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 20 with 4 rules applied. Total rules applied 531 place count 46 transition count 119
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 21 with 4 rules applied. Total rules applied 535 place count 44 transition count 117
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 21 with 4 rules applied. Total rules applied 539 place count 44 transition count 113
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 22 with 4 rules applied. Total rules applied 543 place count 42 transition count 111
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 22 with 4 rules applied. Total rules applied 547 place count 42 transition count 107
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 23 with 4 rules applied. Total rules applied 551 place count 40 transition count 105
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 23 with 4 rules applied. Total rules applied 555 place count 40 transition count 101
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 24 with 4 rules applied. Total rules applied 559 place count 38 transition count 99
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 24 with 4 rules applied. Total rules applied 563 place count 38 transition count 95
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 25 with 4 rules applied. Total rules applied 567 place count 36 transition count 93
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 25 with 4 rules applied. Total rules applied 571 place count 36 transition count 89
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 26 with 4 rules applied. Total rules applied 575 place count 34 transition count 87
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 26 with 4 rules applied. Total rules applied 579 place count 34 transition count 83
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 27 with 4 rules applied. Total rules applied 583 place count 32 transition count 81
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 27 with 4 rules applied. Total rules applied 587 place count 32 transition count 77
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 28 with 4 rules applied. Total rules applied 591 place count 30 transition count 75
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 28 with 4 rules applied. Total rules applied 595 place count 30 transition count 71
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 29 with 4 rules applied. Total rules applied 599 place count 28 transition count 69
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 29 with 4 rules applied. Total rules applied 603 place count 28 transition count 65
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 30 with 4 rules applied. Total rules applied 607 place count 26 transition count 63
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 30 with 4 rules applied. Total rules applied 611 place count 26 transition count 59
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 31 with 4 rules applied. Total rules applied 615 place count 24 transition count 57
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 31 with 4 rules applied. Total rules applied 619 place count 24 transition count 53
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 32 with 4 rules applied. Total rules applied 623 place count 22 transition count 51
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 32 with 4 rules applied. Total rules applied 627 place count 22 transition count 47
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 33 with 4 rules applied. Total rules applied 631 place count 20 transition count 45
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 33 with 4 rules applied. Total rules applied 635 place count 20 transition count 41
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 34 with 4 rules applied. Total rules applied 639 place count 18 transition count 39
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 34 with 4 rules applied. Total rules applied 643 place count 18 transition count 35
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 35 with 4 rules applied. Total rules applied 647 place count 16 transition count 33
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 35 with 4 rules applied. Total rules applied 651 place count 16 transition count 29
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 36 with 4 rules applied. Total rules applied 655 place count 14 transition count 27
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 36 with 4 rules applied. Total rules applied 659 place count 14 transition count 23
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 37 with 4 rules applied. Total rules applied 663 place count 12 transition count 21
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 37 with 5 rules applied. Total rules applied 668 place count 12 transition count 16
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 38 with 3 rules applied. Total rules applied 671 place count 11 transition count 14
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 39 with 2 rules applied. Total rules applied 673 place count 10 transition count 13
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 40 with 1 Pre rules applied. Total rules applied 673 place count 10 transition count 12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 40 with 2 rules applied. Total rules applied 675 place count 9 transition count 12
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 40 with 2 rules applied. Total rules applied 677 place count 9 transition count 10
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 40 with 1 Pre rules applied. Total rules applied 677 place count 9 transition count 9
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 40 with 2 rules applied. Total rules applied 679 place count 8 transition count 9
Applied a total of 679 rules in 85 ms. Remains 8 /660 variables (removed 652) and now considering 9/1010 (removed 1001) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 85 ms. Remains : 8/660 places, 9/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 158 places :
Symmetric choice reduction at 0 with 158 rule applications. Total rules 158 place count 502 transition count 852
Iterating global reduction 0 with 158 rules applied. Total rules applied 316 place count 502 transition count 852
Discarding 132 places :
Symmetric choice reduction at 0 with 132 rule applications. Total rules 448 place count 370 transition count 720
Iterating global reduction 0 with 132 rules applied. Total rules applied 580 place count 370 transition count 720
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 599 place count 351 transition count 701
Iterating global reduction 0 with 19 rules applied. Total rules applied 618 place count 351 transition count 701
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 633 place count 336 transition count 686
Iterating global reduction 0 with 15 rules applied. Total rules applied 648 place count 336 transition count 686
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 663 place count 321 transition count 671
Iterating global reduction 0 with 15 rules applied. Total rules applied 678 place count 321 transition count 671
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 693 place count 306 transition count 656
Iterating global reduction 0 with 15 rules applied. Total rules applied 708 place count 306 transition count 656
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 723 place count 291 transition count 641
Iterating global reduction 0 with 15 rules applied. Total rules applied 738 place count 291 transition count 641
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 753 place count 276 transition count 626
Iterating global reduction 0 with 15 rules applied. Total rules applied 768 place count 276 transition count 626
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 778 place count 266 transition count 616
Iterating global reduction 0 with 10 rules applied. Total rules applied 788 place count 266 transition count 616
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 798 place count 256 transition count 606
Iterating global reduction 0 with 10 rules applied. Total rules applied 808 place count 256 transition count 606
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 812 place count 252 transition count 602
Iterating global reduction 0 with 4 rules applied. Total rules applied 816 place count 252 transition count 602
Applied a total of 816 rules in 93 ms. Remains 252 /660 variables (removed 408) and now considering 602/1010 (removed 408) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 93 ms. Remains : 252/660 places, 602/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 602 transitions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 156 places :
Symmetric choice reduction at 0 with 156 rule applications. Total rules 156 place count 504 transition count 854
Iterating global reduction 0 with 156 rules applied. Total rules applied 312 place count 504 transition count 854
Discarding 128 places :
Symmetric choice reduction at 0 with 128 rule applications. Total rules 440 place count 376 transition count 726
Iterating global reduction 0 with 128 rules applied. Total rules applied 568 place count 376 transition count 726
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 588 place count 356 transition count 706
Iterating global reduction 0 with 20 rules applied. Total rules applied 608 place count 356 transition count 706
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 623 place count 341 transition count 691
Iterating global reduction 0 with 15 rules applied. Total rules applied 638 place count 341 transition count 691
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 653 place count 326 transition count 676
Iterating global reduction 0 with 15 rules applied. Total rules applied 668 place count 326 transition count 676
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 683 place count 311 transition count 661
Iterating global reduction 0 with 15 rules applied. Total rules applied 698 place count 311 transition count 661
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 713 place count 296 transition count 646
Iterating global reduction 0 with 15 rules applied. Total rules applied 728 place count 296 transition count 646
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 742 place count 282 transition count 632
Iterating global reduction 0 with 14 rules applied. Total rules applied 756 place count 282 transition count 632
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 765 place count 273 transition count 623
Iterating global reduction 0 with 9 rules applied. Total rules applied 774 place count 273 transition count 623
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 783 place count 264 transition count 614
Iterating global reduction 0 with 9 rules applied. Total rules applied 792 place count 264 transition count 614
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 796 place count 260 transition count 610
Iterating global reduction 0 with 4 rules applied. Total rules applied 800 place count 260 transition count 610
Applied a total of 800 rules in 79 ms. Remains 260 /660 variables (removed 400) and now considering 610/1010 (removed 400) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 80 ms. Remains : 260/660 places, 610/1010 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:58:07] [INFO ] Input system was already deterministic with 610 transitions.
[2023-03-09 09:58:07] [INFO ] Flatten gal took : 68 ms
[2023-03-09 09:58:08] [INFO ] Flatten gal took : 72 ms
[2023-03-09 09:58:08] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 37 ms.
[2023-03-09 09:58:08] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 660 places, 1010 transitions and 2020 arcs took 3 ms.
Total runtime 8113 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-PT-005
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability

FORMULA BART-PT-005-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-005-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678356325552

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 4 (type EXCL) for 3 BART-PT-005-CTLFireability-01
lola: time limit : 147 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for BART-PT-005-CTLFireability-01
lola: result : false
lola: markings : 39
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 6 BART-PT-005-CTLFireability-02
lola: time limit : 160 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for BART-PT-005-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BART-PT-005-CTLFireability-00
lola: time limit : 168 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 1 (type EXCL) for BART-PT-005-CTLFireability-00
lola: result : false
lola: markings : 20519
lola: fired transitions : 44109
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 51 (type EXCL) for 50 BART-PT-005-CTLFireability-14
lola: time limit : 196 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 4/235 5/32 BART-PT-005-CTLFireability-14 670779 m, 134155 m/sec, 788790 t fired, .

Time elapsed: 70 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 9/235 11/32 BART-PT-005-CTLFireability-14 1553147 m, 176473 m/sec, 1818188 t fired, .

Time elapsed: 75 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 14/235 16/32 BART-PT-005-CTLFireability-14 2448257 m, 179022 m/sec, 2831025 t fired, .

Time elapsed: 80 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 19/235 21/32 BART-PT-005-CTLFireability-14 3181596 m, 146667 m/sec, 3806456 t fired, .

Time elapsed: 85 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 24/235 26/32 BART-PT-005-CTLFireability-14 3930995 m, 149879 m/sec, 4782755 t fired, .

Time elapsed: 90 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 29/235 32/32 BART-PT-005-CTLFireability-14 4737483 m, 161297 m/sec, 5757474 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for BART-PT-005-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 BART-PT-005-CTLFireability-15
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for BART-PT-005-CTLFireability-15
lola: result : false
lola: markings : 112
lola: fired transitions : 343
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 BART-PT-005-CTLFireability-10
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for BART-PT-005-CTLFireability-10
lola: result : true
lola: markings : 15
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 BART-PT-005-CTLFireability-08
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for BART-PT-005-CTLFireability-08
lola: result : true
lola: markings : 65
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 BART-PT-005-CTLFireability-07
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for BART-PT-005-CTLFireability-07
lola: result : true
lola: markings : 855
lola: fired transitions : 980
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 BART-PT-005-CTLFireability-05
lola: time limit : 350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/350 4/32 BART-PT-005-CTLFireability-05 482604 m, 96520 m/sec, 801511 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/350 7/32 BART-PT-005-CTLFireability-05 893560 m, 82191 m/sec, 1557256 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/350 9/32 BART-PT-005-CTLFireability-05 1319972 m, 85282 m/sec, 2347591 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/350 14/32 BART-PT-005-CTLFireability-05 1813700 m, 98745 m/sec, 3268162 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/350 19/32 BART-PT-005-CTLFireability-05 2295485 m, 96357 m/sec, 4176272 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/350 23/32 BART-PT-005-CTLFireability-05 2743585 m, 89620 m/sec, 5022105 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/350 27/32 BART-PT-005-CTLFireability-05 3180473 m, 87377 m/sec, 5890377 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/350 31/32 BART-PT-005-CTLFireability-05 3579706 m, 79846 m/sec, 6703722 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for BART-PT-005-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 20 BART-PT-005-CTLFireability-04
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/383 3/32 BART-PT-005-CTLFireability-04 329120 m, 65824 m/sec, 1108955 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/383 5/32 BART-PT-005-CTLFireability-04 622424 m, 58660 m/sec, 2184208 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/383 7/32 BART-PT-005-CTLFireability-04 897516 m, 55018 m/sec, 3240421 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/383 8/32 BART-PT-005-CTLFireability-04 1160844 m, 52665 m/sec, 4287509 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/383 10/32 BART-PT-005-CTLFireability-04 1416177 m, 51066 m/sec, 5323933 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/383 11/32 BART-PT-005-CTLFireability-04 1669723 m, 50709 m/sec, 6351364 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/383 13/32 BART-PT-005-CTLFireability-04 1923644 m, 50784 m/sec, 7369375 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/383 15/32 BART-PT-005-CTLFireability-04 2170640 m, 49399 m/sec, 8380849 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/383 16/32 BART-PT-005-CTLFireability-04 2414500 m, 48772 m/sec, 9383485 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/383 18/32 BART-PT-005-CTLFireability-04 2653941 m, 47888 m/sec, 10384484 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 55/383 19/32 BART-PT-005-CTLFireability-04 2888067 m, 46825 m/sec, 11382224 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 60/383 21/32 BART-PT-005-CTLFireability-04 3118759 m, 46138 m/sec, 12372158 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/383 22/32 BART-PT-005-CTLFireability-04 3346637 m, 45575 m/sec, 13358620 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 70/383 23/32 BART-PT-005-CTLFireability-04 3575725 m, 45817 m/sec, 14345286 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 75/383 25/32 BART-PT-005-CTLFireability-04 3798953 m, 44645 m/sec, 15329994 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 80/383 26/32 BART-PT-005-CTLFireability-04 4024421 m, 45093 m/sec, 16315797 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 85/383 28/32 BART-PT-005-CTLFireability-04 4248317 m, 44779 m/sec, 17292853 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 90/383 29/32 BART-PT-005-CTLFireability-04 4476078 m, 45552 m/sec, 18265655 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 95/383 30/32 BART-PT-005-CTLFireability-04 4700666 m, 44917 m/sec, 19237261 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 100/383 32/32 BART-PT-005-CTLFireability-04 4922068 m, 44280 m/sec, 20207356 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for BART-PT-005-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 17 BART-PT-005-CTLFireability-03
lola: time limit : 418 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/418 3/32 BART-PT-005-CTLFireability-03 266388 m, 53277 m/sec, 1061036 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/418 4/32 BART-PT-005-CTLFireability-03 521187 m, 50959 m/sec, 2099494 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/418 6/32 BART-PT-005-CTLFireability-03 770786 m, 49919 m/sec, 3121240 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/418 8/32 BART-PT-005-CTLFireability-03 1014051 m, 48653 m/sec, 4128455 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/418 9/32 BART-PT-005-CTLFireability-03 1255537 m, 48297 m/sec, 5123028 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/418 11/32 BART-PT-005-CTLFireability-03 1496657 m, 48224 m/sec, 6111389 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/418 13/32 BART-PT-005-CTLFireability-03 1735197 m, 47708 m/sec, 7092190 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/418 14/32 BART-PT-005-CTLFireability-03 1971794 m, 47319 m/sec, 8068136 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 45/418 16/32 BART-PT-005-CTLFireability-03 2208838 m, 47408 m/sec, 9042624 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 50/418 17/32 BART-PT-005-CTLFireability-03 2445555 m, 47343 m/sec, 10009532 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 55/418 19/32 BART-PT-005-CTLFireability-03 2679749 m, 46838 m/sec, 10973555 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 60/418 21/32 BART-PT-005-CTLFireability-03 2915311 m, 47112 m/sec, 11937799 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 65/418 22/32 BART-PT-005-CTLFireability-03 3149029 m, 46743 m/sec, 12896345 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 70/418 24/32 BART-PT-005-CTLFireability-03 3380664 m, 46327 m/sec, 13848686 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 75/418 25/32 BART-PT-005-CTLFireability-03 3610614 m, 45990 m/sec, 14794942 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 80/418 27/32 BART-PT-005-CTLFireability-03 3842536 m, 46384 m/sec, 15741299 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 85/418 29/32 BART-PT-005-CTLFireability-03 4071623 m, 45817 m/sec, 16678786 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 91/418 30/32 BART-PT-005-CTLFireability-03 4301916 m, 46058 m/sec, 17617007 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 96/418 32/32 BART-PT-005-CTLFireability-03 4530278 m, 45672 m/sec, 18551421 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for BART-PT-005-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 6 BART-PT-005-CTLFireability-02
lola: time limit : 464 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for BART-PT-005-CTLFireability-02
lola: result : false
lola: markings : 181
lola: fired transitions : 180
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 BART-PT-005-CTLFireability-02
lola: time limit : 541 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for BART-PT-005-CTLFireability-02
lola: result : true
lola: markings : 19587
lola: fired transitions : 26212
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 BART-PT-005-CTLFireability-12
lola: time limit : 649 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for BART-PT-005-CTLFireability-12
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 BART-PT-005-CTLFireability-13
lola: time limit : 812 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for BART-PT-005-CTLFireability-13
lola: result : false
lola: markings : 30
lola: fired transitions : 78
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 BART-PT-005-CTLFireability-09
lola: time limit : 1083 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for BART-PT-005-CTLFireability-09
lola: result : false
lola: markings : 4
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 BART-PT-005-CTLFireability-11
lola: time limit : 1624 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for BART-PT-005-CTLFireability-11
lola: result : false
lola: markings : 23
lola: fired transitions : 82
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 BART-PT-005-CTLFireability-06
lola: time limit : 3249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/3249 3/32 BART-PT-005-CTLFireability-06 339849 m, 67969 m/sec, 1455050 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/3249 5/32 BART-PT-005-CTLFireability-06 662430 m, 64516 m/sec, 2893305 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/3249 7/32 BART-PT-005-CTLFireability-06 973877 m, 62289 m/sec, 4295755 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/3249 9/32 BART-PT-005-CTLFireability-06 1277171 m, 60658 m/sec, 5669303 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/3249 11/32 BART-PT-005-CTLFireability-06 1573118 m, 59189 m/sec, 7013637 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/3249 13/32 BART-PT-005-CTLFireability-06 1866956 m, 58767 m/sec, 8343996 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 35/3249 14/32 BART-PT-005-CTLFireability-06 2161186 m, 58846 m/sec, 9668538 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 40/3249 16/32 BART-PT-005-CTLFireability-06 2454391 m, 58641 m/sec, 10986291 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 45/3249 18/32 BART-PT-005-CTLFireability-06 2744724 m, 58066 m/sec, 12291094 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 50/3249 20/32 BART-PT-005-CTLFireability-06 3031457 m, 57346 m/sec, 13583313 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 55/3249 22/32 BART-PT-005-CTLFireability-06 3317906 m, 57289 m/sec, 14867571 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 60/3249 24/32 BART-PT-005-CTLFireability-06 3601967 m, 56812 m/sec, 16143547 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 65/3249 26/32 BART-PT-005-CTLFireability-06 3881137 m, 55834 m/sec, 17397167 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 70/3249 27/32 BART-PT-005-CTLFireability-06 4162676 m, 56307 m/sec, 18670374 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 75/3249 29/32 BART-PT-005-CTLFireability-06 4443158 m, 56096 m/sec, 19939333 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 80/3249 31/32 BART-PT-005-CTLFireability-06 4718950 m, 55158 m/sec, 21197407 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for BART-PT-005-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL false CTL model checker
BART-PT-005-CTLFireability-01: CTL false CTL model checker
BART-PT-005-CTLFireability-02: DISJ true CTL model checker
BART-PT-005-CTLFireability-03: CTL unknown AGGR
BART-PT-005-CTLFireability-04: CTL unknown AGGR
BART-PT-005-CTLFireability-05: CTL unknown AGGR
BART-PT-005-CTLFireability-06: CTL unknown AGGR
BART-PT-005-CTLFireability-07: CTL true CTL model checker
BART-PT-005-CTLFireability-08: CTL true CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL true CTL model checker
BART-PT-005-CTLFireability-11: CTL false CTL model checker
BART-PT-005-CTLFireability-12: EG true state space / EG
BART-PT-005-CTLFireability-13: CTL false CTL model checker
BART-PT-005-CTLFireability-14: CTL unknown AGGR
BART-PT-005-CTLFireability-15: CTL false CTL model checker


Time elapsed: 436 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-PT-005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813596000762"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-005.tgz
mv BART-PT-005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;