About the Execution of LoLa+red for BART-PT-005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16224.180 | 98579.00 | 208890.00 | 5795.00 | FT?TT?FF??T??F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813596000761.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-PT-005, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813596000761
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 190K Feb 26 04:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 721K Feb 26 04:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 287K Feb 26 03:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 988K Feb 26 03:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 216K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 566K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 97K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 268K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.2M Feb 26 04:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 4.2M Feb 26 04:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1023K Feb 26 04:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.4M Feb 26 04:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 44K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 88K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-005-CTLCardinality-00
FORMULA_NAME BART-PT-005-CTLCardinality-01
FORMULA_NAME BART-PT-005-CTLCardinality-02
FORMULA_NAME BART-PT-005-CTLCardinality-03
FORMULA_NAME BART-PT-005-CTLCardinality-04
FORMULA_NAME BART-PT-005-CTLCardinality-05
FORMULA_NAME BART-PT-005-CTLCardinality-06
FORMULA_NAME BART-PT-005-CTLCardinality-07
FORMULA_NAME BART-PT-005-CTLCardinality-08
FORMULA_NAME BART-PT-005-CTLCardinality-09
FORMULA_NAME BART-PT-005-CTLCardinality-10
FORMULA_NAME BART-PT-005-CTLCardinality-11
FORMULA_NAME BART-PT-005-CTLCardinality-12
FORMULA_NAME BART-PT-005-CTLCardinality-13
FORMULA_NAME BART-PT-005-CTLCardinality-14
FORMULA_NAME BART-PT-005-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678355857501
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-PT-005
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:57:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 09:57:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:57:41] [INFO ] Load time of PNML (sax parser for PT used): 190 ms
[2023-03-09 09:57:41] [INFO ] Transformed 870 places.
[2023-03-09 09:57:41] [INFO ] Transformed 1010 transitions.
[2023-03-09 09:57:41] [INFO ] Found NUPN structural information;
[2023-03-09 09:57:41] [INFO ] Parsed PT model containing 870 places and 1010 transitions and 8100 arcs in 432 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 47 ms.
Reduce places removed 210 places and 0 transitions.
FORMULA BART-PT-005-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 48 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 141 places :
Symmetric choice reduction at 0 with 141 rule applications. Total rules 141 place count 519 transition count 869
Iterating global reduction 0 with 141 rules applied. Total rules applied 282 place count 519 transition count 869
Discarding 108 places :
Symmetric choice reduction at 0 with 108 rule applications. Total rules 390 place count 411 transition count 761
Iterating global reduction 0 with 108 rules applied. Total rules applied 498 place count 411 transition count 761
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 513 place count 396 transition count 746
Iterating global reduction 0 with 15 rules applied. Total rules applied 528 place count 396 transition count 746
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 538 place count 386 transition count 736
Iterating global reduction 0 with 10 rules applied. Total rules applied 548 place count 386 transition count 736
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 558 place count 376 transition count 726
Iterating global reduction 0 with 10 rules applied. Total rules applied 568 place count 376 transition count 726
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 577 place count 367 transition count 717
Iterating global reduction 0 with 9 rules applied. Total rules applied 586 place count 367 transition count 717
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 593 place count 360 transition count 710
Iterating global reduction 0 with 7 rules applied. Total rules applied 600 place count 360 transition count 710
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 606 place count 354 transition count 704
Iterating global reduction 0 with 6 rules applied. Total rules applied 612 place count 354 transition count 704
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 616 place count 350 transition count 700
Iterating global reduction 0 with 4 rules applied. Total rules applied 620 place count 350 transition count 700
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 623 place count 347 transition count 697
Iterating global reduction 0 with 3 rules applied. Total rules applied 626 place count 347 transition count 697
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 628 place count 345 transition count 695
Iterating global reduction 0 with 2 rules applied. Total rules applied 630 place count 345 transition count 695
Applied a total of 630 rules in 161 ms. Remains 345 /660 variables (removed 315) and now considering 695/1010 (removed 315) transitions.
// Phase 1: matrix 695 rows 345 cols
[2023-03-09 09:57:41] [INFO ] Computed 5 place invariants in 15 ms
[2023-03-09 09:57:42] [INFO ] Implicit Places using invariants in 360 ms returned []
[2023-03-09 09:57:42] [INFO ] Invariant cache hit.
[2023-03-09 09:57:42] [INFO ] Implicit Places using invariants and state equation in 311 ms returned []
Implicit Place search using SMT with State Equation took 713 ms to find 0 implicit places.
[2023-03-09 09:57:42] [INFO ] Invariant cache hit.
[2023-03-09 09:57:42] [INFO ] Dead Transitions using invariants and state equation in 348 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 345/660 places, 695/1010 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1225 ms. Remains : 345/660 places, 695/1010 transitions.
Support contains 48 out of 345 places after structural reductions.
[2023-03-09 09:57:43] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-09 09:57:43] [INFO ] Flatten gal took : 58 ms
FORMULA BART-PT-005-CTLCardinality-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 09:57:43] [INFO ] Flatten gal took : 22 ms
[2023-03-09 09:57:43] [INFO ] Input system was already deterministic with 695 transitions.
Support contains 44 out of 345 places (down from 48) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 317 ms. (steps per millisecond=31 ) properties (out of 32) seen :31
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-09 09:57:43] [INFO ] Invariant cache hit.
[2023-03-09 09:57:43] [INFO ] [Real]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-09 09:57:43] [INFO ] After 245ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 09:57:43] [INFO ] [Nat]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-09 09:57:44] [INFO ] After 146ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 09:57:44] [INFO ] After 180ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 23 ms.
[2023-03-09 09:57:44] [INFO ] After 276ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 10 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=5 )
Parikh walk visited 1 properties in 2 ms.
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 18 ms
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 39 ms
[2023-03-09 09:57:44] [INFO ] Input system was already deterministic with 695 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 317 transition count 667
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 317 transition count 667
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 76 place count 297 transition count 647
Iterating global reduction 0 with 20 rules applied. Total rules applied 96 place count 297 transition count 647
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 107 place count 286 transition count 636
Iterating global reduction 0 with 11 rules applied. Total rules applied 118 place count 286 transition count 636
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 127 place count 277 transition count 627
Iterating global reduction 0 with 9 rules applied. Total rules applied 136 place count 277 transition count 627
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 144 place count 269 transition count 619
Iterating global reduction 0 with 8 rules applied. Total rules applied 152 place count 269 transition count 619
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 158 place count 263 transition count 613
Iterating global reduction 0 with 6 rules applied. Total rules applied 164 place count 263 transition count 613
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 169 place count 258 transition count 608
Iterating global reduction 0 with 5 rules applied. Total rules applied 174 place count 258 transition count 608
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 179 place count 253 transition count 603
Iterating global reduction 0 with 5 rules applied. Total rules applied 184 place count 253 transition count 603
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 187 place count 250 transition count 600
Iterating global reduction 0 with 3 rules applied. Total rules applied 190 place count 250 transition count 600
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 193 place count 247 transition count 597
Iterating global reduction 0 with 3 rules applied. Total rules applied 196 place count 247 transition count 597
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 198 place count 245 transition count 595
Iterating global reduction 0 with 2 rules applied. Total rules applied 200 place count 245 transition count 595
Applied a total of 200 rules in 74 ms. Remains 245 /345 variables (removed 100) and now considering 595/695 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 74 ms. Remains : 245/345 places, 595/695 transitions.
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 26 ms
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 33 ms
[2023-03-09 09:57:44] [INFO ] Input system was already deterministic with 595 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 317 transition count 667
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 317 transition count 667
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 76 place count 297 transition count 647
Iterating global reduction 0 with 20 rules applied. Total rules applied 96 place count 297 transition count 647
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 107 place count 286 transition count 636
Iterating global reduction 0 with 11 rules applied. Total rules applied 118 place count 286 transition count 636
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 127 place count 277 transition count 627
Iterating global reduction 0 with 9 rules applied. Total rules applied 136 place count 277 transition count 627
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 144 place count 269 transition count 619
Iterating global reduction 0 with 8 rules applied. Total rules applied 152 place count 269 transition count 619
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 158 place count 263 transition count 613
Iterating global reduction 0 with 6 rules applied. Total rules applied 164 place count 263 transition count 613
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 169 place count 258 transition count 608
Iterating global reduction 0 with 5 rules applied. Total rules applied 174 place count 258 transition count 608
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 179 place count 253 transition count 603
Iterating global reduction 0 with 5 rules applied. Total rules applied 184 place count 253 transition count 603
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 187 place count 250 transition count 600
Iterating global reduction 0 with 3 rules applied. Total rules applied 190 place count 250 transition count 600
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 193 place count 247 transition count 597
Iterating global reduction 0 with 3 rules applied. Total rules applied 196 place count 247 transition count 597
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 198 place count 245 transition count 595
Iterating global reduction 0 with 2 rules applied. Total rules applied 200 place count 245 transition count 595
Applied a total of 200 rules in 79 ms. Remains 245 /345 variables (removed 100) and now considering 595/695 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 79 ms. Remains : 245/345 places, 595/695 transitions.
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 13 ms
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 13 ms
[2023-03-09 09:57:44] [INFO ] Input system was already deterministic with 595 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 317 transition count 667
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 317 transition count 667
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 76 place count 297 transition count 647
Iterating global reduction 0 with 20 rules applied. Total rules applied 96 place count 297 transition count 647
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 107 place count 286 transition count 636
Iterating global reduction 0 with 11 rules applied. Total rules applied 118 place count 286 transition count 636
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 127 place count 277 transition count 627
Iterating global reduction 0 with 9 rules applied. Total rules applied 136 place count 277 transition count 627
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 144 place count 269 transition count 619
Iterating global reduction 0 with 8 rules applied. Total rules applied 152 place count 269 transition count 619
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 158 place count 263 transition count 613
Iterating global reduction 0 with 6 rules applied. Total rules applied 164 place count 263 transition count 613
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 169 place count 258 transition count 608
Iterating global reduction 0 with 5 rules applied. Total rules applied 174 place count 258 transition count 608
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 179 place count 253 transition count 603
Iterating global reduction 0 with 5 rules applied. Total rules applied 184 place count 253 transition count 603
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 187 place count 250 transition count 600
Iterating global reduction 0 with 3 rules applied. Total rules applied 190 place count 250 transition count 600
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 193 place count 247 transition count 597
Iterating global reduction 0 with 3 rules applied. Total rules applied 196 place count 247 transition count 597
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 198 place count 245 transition count 595
Iterating global reduction 0 with 2 rules applied. Total rules applied 200 place count 245 transition count 595
Applied a total of 200 rules in 75 ms. Remains 245 /345 variables (removed 100) and now considering 595/695 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 75 ms. Remains : 245/345 places, 595/695 transitions.
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 13 ms
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 13 ms
[2023-03-09 09:57:44] [INFO ] Input system was already deterministic with 595 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 317 transition count 667
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 317 transition count 667
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 76 place count 297 transition count 647
Iterating global reduction 0 with 20 rules applied. Total rules applied 96 place count 297 transition count 647
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 107 place count 286 transition count 636
Iterating global reduction 0 with 11 rules applied. Total rules applied 118 place count 286 transition count 636
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 127 place count 277 transition count 627
Iterating global reduction 0 with 9 rules applied. Total rules applied 136 place count 277 transition count 627
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 144 place count 269 transition count 619
Iterating global reduction 0 with 8 rules applied. Total rules applied 152 place count 269 transition count 619
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 158 place count 263 transition count 613
Iterating global reduction 0 with 6 rules applied. Total rules applied 164 place count 263 transition count 613
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 169 place count 258 transition count 608
Iterating global reduction 0 with 5 rules applied. Total rules applied 174 place count 258 transition count 608
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 179 place count 253 transition count 603
Iterating global reduction 0 with 5 rules applied. Total rules applied 184 place count 253 transition count 603
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 187 place count 250 transition count 600
Iterating global reduction 0 with 3 rules applied. Total rules applied 190 place count 250 transition count 600
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 193 place count 247 transition count 597
Iterating global reduction 0 with 3 rules applied. Total rules applied 196 place count 247 transition count 597
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 198 place count 245 transition count 595
Iterating global reduction 0 with 2 rules applied. Total rules applied 200 place count 245 transition count 595
Applied a total of 200 rules in 75 ms. Remains 245 /345 variables (removed 100) and now considering 595/695 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 75 ms. Remains : 245/345 places, 595/695 transitions.
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 29 ms
[2023-03-09 09:57:44] [INFO ] Flatten gal took : 14 ms
[2023-03-09 09:57:44] [INFO ] Input system was already deterministic with 595 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 322 transition count 672
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 322 transition count 672
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 63 place count 305 transition count 655
Iterating global reduction 0 with 17 rules applied. Total rules applied 80 place count 305 transition count 655
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 90 place count 295 transition count 645
Iterating global reduction 0 with 10 rules applied. Total rules applied 100 place count 295 transition count 645
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 108 place count 287 transition count 637
Iterating global reduction 0 with 8 rules applied. Total rules applied 116 place count 287 transition count 637
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 123 place count 280 transition count 630
Iterating global reduction 0 with 7 rules applied. Total rules applied 130 place count 280 transition count 630
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 135 place count 275 transition count 625
Iterating global reduction 0 with 5 rules applied. Total rules applied 140 place count 275 transition count 625
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 144 place count 271 transition count 621
Iterating global reduction 0 with 4 rules applied. Total rules applied 148 place count 271 transition count 621
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 152 place count 267 transition count 617
Iterating global reduction 0 with 4 rules applied. Total rules applied 156 place count 267 transition count 617
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 158 place count 265 transition count 615
Iterating global reduction 0 with 2 rules applied. Total rules applied 160 place count 265 transition count 615
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 161 place count 264 transition count 614
Iterating global reduction 0 with 1 rules applied. Total rules applied 162 place count 264 transition count 614
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 163 place count 263 transition count 613
Iterating global reduction 0 with 1 rules applied. Total rules applied 164 place count 263 transition count 613
Applied a total of 164 rules in 30 ms. Remains 263 /345 variables (removed 82) and now considering 613/695 (removed 82) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 263/345 places, 613/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 21 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 17 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 613 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 319 transition count 669
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 319 transition count 669
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 70 place count 301 transition count 651
Iterating global reduction 0 with 18 rules applied. Total rules applied 88 place count 301 transition count 651
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 99 place count 290 transition count 640
Iterating global reduction 0 with 11 rules applied. Total rules applied 110 place count 290 transition count 640
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 119 place count 281 transition count 631
Iterating global reduction 0 with 9 rules applied. Total rules applied 128 place count 281 transition count 631
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 136 place count 273 transition count 623
Iterating global reduction 0 with 8 rules applied. Total rules applied 144 place count 273 transition count 623
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 150 place count 267 transition count 617
Iterating global reduction 0 with 6 rules applied. Total rules applied 156 place count 267 transition count 617
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 161 place count 262 transition count 612
Iterating global reduction 0 with 5 rules applied. Total rules applied 166 place count 262 transition count 612
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 171 place count 257 transition count 607
Iterating global reduction 0 with 5 rules applied. Total rules applied 176 place count 257 transition count 607
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 179 place count 254 transition count 604
Iterating global reduction 0 with 3 rules applied. Total rules applied 182 place count 254 transition count 604
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 185 place count 251 transition count 601
Iterating global reduction 0 with 3 rules applied. Total rules applied 188 place count 251 transition count 601
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 190 place count 249 transition count 599
Iterating global reduction 0 with 2 rules applied. Total rules applied 192 place count 249 transition count 599
Applied a total of 192 rules in 31 ms. Remains 249 /345 variables (removed 96) and now considering 599/695 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 249/345 places, 599/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 599 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Graph (trivial) has 687 edges and 345 vertex of which 325 / 345 are part of one of the 5 SCC in 3 ms
Free SCC test removed 320 places
Ensure Unique test removed 656 transitions
Reduce isomorphic transitions removed 656 transitions.
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 9 rules applied. Total rules applied 10 place count 22 transition count 30
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 11 rules applied. Total rules applied 21 place count 15 transition count 26
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 24 place count 14 transition count 24
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 27 place count 13 transition count 22
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 30 place count 12 transition count 20
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 3 rules applied. Total rules applied 33 place count 11 transition count 18
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 3 rules applied. Total rules applied 36 place count 10 transition count 16
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 38 place count 9 transition count 15
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 40 place count 8 transition count 14
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 8 with 2 rules applied. Total rules applied 42 place count 8 transition count 12
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 44 place count 7 transition count 11
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 10 with 2 rules applied. Total rules applied 46 place count 7 transition count 9
Applied a total of 46 rules in 13 ms. Remains 7 /345 variables (removed 338) and now considering 9/695 (removed 686) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 7/345 places, 9/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 322 transition count 672
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 322 transition count 672
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 63 place count 305 transition count 655
Iterating global reduction 0 with 17 rules applied. Total rules applied 80 place count 305 transition count 655
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 89 place count 296 transition count 646
Iterating global reduction 0 with 9 rules applied. Total rules applied 98 place count 296 transition count 646
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 106 place count 288 transition count 638
Iterating global reduction 0 with 8 rules applied. Total rules applied 114 place count 288 transition count 638
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 121 place count 281 transition count 631
Iterating global reduction 0 with 7 rules applied. Total rules applied 128 place count 281 transition count 631
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 133 place count 276 transition count 626
Iterating global reduction 0 with 5 rules applied. Total rules applied 138 place count 276 transition count 626
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 142 place count 272 transition count 622
Iterating global reduction 0 with 4 rules applied. Total rules applied 146 place count 272 transition count 622
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 150 place count 268 transition count 618
Iterating global reduction 0 with 4 rules applied. Total rules applied 154 place count 268 transition count 618
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 157 place count 265 transition count 615
Iterating global reduction 0 with 3 rules applied. Total rules applied 160 place count 265 transition count 615
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 163 place count 262 transition count 612
Iterating global reduction 0 with 3 rules applied. Total rules applied 166 place count 262 transition count 612
Applied a total of 166 rules in 50 ms. Remains 262 /345 variables (removed 83) and now considering 612/695 (removed 83) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 262/345 places, 612/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 22 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 612 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Graph (trivial) has 674 edges and 345 vertex of which 312 / 345 are part of one of the 5 SCC in 0 ms
Free SCC test removed 307 places
Ensure Unique test removed 632 transitions
Reduce isomorphic transitions removed 632 transitions.
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 0 with 12 rules applied. Total rules applied 13 place count 36 transition count 51
Reduce places removed 11 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 17 rules applied. Total rules applied 30 place count 25 transition count 45
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 33 place count 24 transition count 43
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 36 place count 23 transition count 41
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 39 place count 22 transition count 39
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 3 rules applied. Total rules applied 42 place count 21 transition count 37
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 6 with 2 rules applied. Total rules applied 44 place count 20 transition count 36
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 46 place count 19 transition count 35
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 46 place count 19 transition count 34
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 48 place count 18 transition count 34
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 8 with 10 rules applied. Total rules applied 58 place count 13 transition count 29
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 8 with 5 rules applied. Total rules applied 63 place count 13 transition count 24
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 9 with 5 rules applied. Total rules applied 68 place count 13 transition count 19
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 9 with 1 rules applied. Total rules applied 69 place count 13 transition count 19
Applied a total of 69 rules in 6 ms. Remains 13 /345 variables (removed 332) and now considering 19/695 (removed 676) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 13/345 places, 19/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 19 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Graph (trivial) has 693 edges and 345 vertex of which 341 / 345 are part of one of the 5 SCC in 1 ms
Free SCC test removed 336 places
Ensure Unique test removed 684 transitions
Reduce isomorphic transitions removed 684 transitions.
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 5 transition count 7
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 4 transition count 5
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 9 place count 3 transition count 5
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 10 place count 3 transition count 4
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 10 place count 3 transition count 3
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 12 place count 2 transition count 3
Applied a total of 12 rules in 2 ms. Remains 2 /345 variables (removed 343) and now considering 3/695 (removed 692) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 2/345 places, 3/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in LTL mode, iteration 0 : 345/345 places, 695/695 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 323 transition count 673
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 323 transition count 673
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 59 place count 308 transition count 658
Iterating global reduction 0 with 15 rules applied. Total rules applied 74 place count 308 transition count 658
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 81 place count 301 transition count 651
Iterating global reduction 0 with 7 rules applied. Total rules applied 88 place count 301 transition count 651
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 93 place count 296 transition count 646
Iterating global reduction 0 with 5 rules applied. Total rules applied 98 place count 296 transition count 646
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 103 place count 291 transition count 641
Iterating global reduction 0 with 5 rules applied. Total rules applied 108 place count 291 transition count 641
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 113 place count 286 transition count 636
Iterating global reduction 0 with 5 rules applied. Total rules applied 118 place count 286 transition count 636
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 122 place count 282 transition count 632
Iterating global reduction 0 with 4 rules applied. Total rules applied 126 place count 282 transition count 632
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 130 place count 278 transition count 628
Iterating global reduction 0 with 4 rules applied. Total rules applied 134 place count 278 transition count 628
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 136 place count 276 transition count 626
Iterating global reduction 0 with 2 rules applied. Total rules applied 138 place count 276 transition count 626
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 140 place count 274 transition count 624
Iterating global reduction 0 with 2 rules applied. Total rules applied 142 place count 274 transition count 624
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 143 place count 273 transition count 623
Iterating global reduction 0 with 1 rules applied. Total rules applied 144 place count 273 transition count 623
Applied a total of 144 rules in 27 ms. Remains 273 /345 variables (removed 72) and now considering 623/695 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 273/345 places, 623/695 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:57:45] [INFO ] Input system was already deterministic with 623 transitions.
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 26 ms
[2023-03-09 09:57:45] [INFO ] Flatten gal took : 28 ms
[2023-03-09 09:57:45] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 4 ms.
[2023-03-09 09:57:45] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 345 places, 695 transitions and 1390 arcs took 4 ms.
Total runtime 4363 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-PT-005
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
FORMULA BART-PT-005-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678355956080
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 BART-PT-005-CTLCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 4 (type CNST) for BART-PT-005-CTLCardinality-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH INITIAL
lola: LAUNCH task # 9 (type CNST) for 6 BART-PT-005-CTLCardinality-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 9 (type CNST) for BART-PT-005-CTLCardinality-05
lola: result : false
lola: LAUNCH task # 23 (type EXCL) for 22 BART-PT-005-CTLCardinality-10
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: FINISHED task # 23 (type EXCL) for BART-PT-005-CTLCardinality-10
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 BART-PT-005-CTLCardinality-07
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for BART-PT-005-CTLCardinality-07
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 0 BART-PT-005-CTLCardinality-02
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 39 (type FNDP) for 0 BART-PT-005-CTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 5/449 1/32 BART-PT-005-CTLCardinality-02 33296199 m, 6659239 m/sec, 33296198 t fired, .
39 EF DL FNDP 5/3599 0/5 BART-PT-005-CTLCardinality-02 103781641 t fired, 104 attempts, .
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 10/449 1/32 BART-PT-005-CTLCardinality-02 68552826 m, 7051325 m/sec, 68552825 t fired, .
39 EF DL FNDP 10/3599 0/5 BART-PT-005-CTLCardinality-02 214286204 t fired, 215 attempts, .
Time elapsed: 11 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 15/449 1/32 BART-PT-005-CTLCardinality-02 104726637 m, 7234762 m/sec, 104726636 t fired, .
39 EF DL FNDP 15/3599 0/5 BART-PT-005-CTLCardinality-02 325663380 t fired, 326 attempts, .
Time elapsed: 16 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 20/449 1/32 BART-PT-005-CTLCardinality-02 139557773 m, 6966227 m/sec, 139557772 t fired, .
39 EF DL FNDP 20/3599 0/5 BART-PT-005-CTLCardinality-02 437054507 t fired, 438 attempts, .
Time elapsed: 21 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 25/449 1/32 BART-PT-005-CTLCardinality-02 175353269 m, 7159099 m/sec, 175353268 t fired, .
39 EF DL FNDP 25/3599 0/5 BART-PT-005-CTLCardinality-02 547972751 t fired, 548 attempts, .
Time elapsed: 26 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 30/449 1/32 BART-PT-005-CTLCardinality-02 211091845 m, 7147715 m/sec, 211091844 t fired, .
39 EF DL FNDP 30/3599 0/5 BART-PT-005-CTLCardinality-02 658560721 t fired, 659 attempts, .
Time elapsed: 31 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 35/449 1/32 BART-PT-005-CTLCardinality-02 247192482 m, 7220127 m/sec, 247192482 t fired, .
39 EF DL FNDP 35/3599 0/5 BART-PT-005-CTLCardinality-02 769956404 t fired, 770 attempts, .
Time elapsed: 36 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 40/449 1/32 BART-PT-005-CTLCardinality-02 282632124 m, 7087928 m/sec, 282632123 t fired, .
39 EF DL FNDP 40/3599 0/5 BART-PT-005-CTLCardinality-02 880499562 t fired, 881 attempts, .
Time elapsed: 41 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 45/449 1/32 BART-PT-005-CTLCardinality-02 318629005 m, 7199376 m/sec, 318629005 t fired, .
39 EF DL FNDP 45/3599 0/5 BART-PT-005-CTLCardinality-02 990292616 t fired, 991 attempts, .
Time elapsed: 46 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 50/449 1/32 BART-PT-005-CTLCardinality-02 341236607 m, 4521520 m/sec, 341236606 t fired, .
39 EF DL FNDP 50/3599 0/5 BART-PT-005-CTLCardinality-02 1099092237 t fired, 1100 attempts, .
Time elapsed: 51 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 55/449 1/32 BART-PT-005-CTLCardinality-02 361120970 m, 3976872 m/sec, 361120969 t fired, .
39 EF DL FNDP 55/3599 0/5 BART-PT-005-CTLCardinality-02 1193595762 t fired, 1194 attempts, .
Time elapsed: 56 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 62/449 1/32 BART-PT-005-CTLCardinality-02 382124952 m, 4200796 m/sec, 382124951 t fired, .
39 EF DL FNDP 62/3599 0/5 BART-PT-005-CTLCardinality-02 1327526404 t fired, 1328 attempts, .
Time elapsed: 63 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 67/449 1/32 BART-PT-005-CTLCardinality-02 399026125 m, 3380234 m/sec, 399026124 t fired, .
39 EF DL FNDP 67/3599 0/5 BART-PT-005-CTLCardinality-02 1425129262 t fired, 1426 attempts, .
Time elapsed: 68 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 72/449 1/32 BART-PT-005-CTLCardinality-02 412588110 m, 2712397 m/sec, 412588109 t fired, .
39 EF DL FNDP 72/3599 0/5 BART-PT-005-CTLCardinality-02 1522737272 t fired, 1523 attempts, .
Time elapsed: 73 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 77/449 1/32 BART-PT-005-CTLCardinality-02 416830248 m, 848427 m/sec, 416830247 t fired, .
39 EF DL FNDP 77/3599 0/5 BART-PT-005-CTLCardinality-02 1626808053 t fired, 1627 attempts, .
Time elapsed: 78 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 82/449 1/32 BART-PT-005-CTLCardinality-02 420365313 m, 707013 m/sec, 420365312 t fired, .
39 EF DL FNDP 82/3599 0/5 BART-PT-005-CTLCardinality-02 1726806376 t fired, 1727 attempts, .
Time elapsed: 83 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLCardinality-04: INITIAL true preprocessing
BART-PT-005-CTLCardinality-07: AGEF false tscc_search
BART-PT-005-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLCardinality-02: AG NODL 0 0 2 0 1 0 0 0
BART-PT-005-CTLCardinality-05: DISJ 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-14: F 0 1 0 0 1 0 0 0
BART-PT-005-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL EXCL 87/449 1/32 BART-PT-005-CTLCardinality-02 425599098 m, 1046757 m/sec, 425599097 t fired, .
39 EF DL FNDP 87/3599 0/5 BART-PT-005-CTLCardinality-02 1838814825 t fired, 1839 attempts, .
Time elapsed: 88 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 11
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 480 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-005"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-PT-005, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813596000761"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-005.tgz
mv BART-PT-005 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;