Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813596000738.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-COL-050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813596000738
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 724K
-rw-r--r-- 1 mcc users 6.5K Feb 26 06:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 06:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 05:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 05:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Feb 26 10:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 187K Feb 26 10:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 07:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 07:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 213K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-050-CTLFireability-00
FORMULA_NAME BART-COL-050-CTLFireability-01
FORMULA_NAME BART-COL-050-CTLFireability-02
FORMULA_NAME BART-COL-050-CTLFireability-03
FORMULA_NAME BART-COL-050-CTLFireability-04
FORMULA_NAME BART-COL-050-CTLFireability-05
FORMULA_NAME BART-COL-050-CTLFireability-06
FORMULA_NAME BART-COL-050-CTLFireability-07
FORMULA_NAME BART-COL-050-CTLFireability-08
FORMULA_NAME BART-COL-050-CTLFireability-09
FORMULA_NAME BART-COL-050-CTLFireability-10
FORMULA_NAME BART-COL-050-CTLFireability-11
FORMULA_NAME BART-COL-050-CTLFireability-12
FORMULA_NAME BART-COL-050-CTLFireability-13
FORMULA_NAME BART-COL-050-CTLFireability-14
FORMULA_NAME BART-COL-050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678355558661

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-COL-050
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:52:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 09:52:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:52:42] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-09 09:52:43] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-09 09:52:43] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 877 ms
[2023-03-09 09:52:43] [INFO ] Detected 3 constant HL places corresponding to 10373 PT places.
[2023-03-09 09:52:43] [INFO ] Imported 4 HL places and 7 HL transitions for a total of 22673 PT places and 7.03614756E10 transition bindings in 136 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
[2023-03-09 09:52:43] [INFO ] Built PT skeleton of HLPN with 4 places and 7 transitions 26 arcs in 4 ms.
[2023-03-09 09:52:43] [INFO ] Skeletonized 2 HLPN properties in 1 ms. Removed 14 properties that had guard overlaps.
Computed a total of 4 stabilizing places and 2 stable transitions
All 16 properties of the HLPN use transition enablings in a way that makes the skeleton too coarse.
Symmetric sort wr.t. initial and guards and successors and join/free detected :trainid
Symmetric sort wr.t. initial detected :trainid
Symmetric sort wr.t. initial and guards detected :trainid
Applying symmetric unfolding of full symmetric sort :trainid domain size was 50
Domain [distance(41), speed(6), distance(41)] of place NewDistTable breaks symmetries in sort distance
Arc [0:1*[$db, (MOD (ADD $tsp 1) 6), $da2]] contains successor/predecessor on variables of sort speed
[2023-03-09 09:52:43] [INFO ] Unfolded HLPN to a Petri net with 10619 places and 323 transitions 601 arcs in 209 ms.
[2023-03-09 09:52:43] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:52:43] [INFO ] Reduced 35 identical enabling conditions.
Deduced a syphon composed of 10215 places in 2 ms
Reduce places removed 10487 places and 121 transitions.
Support contains 132 out of 132 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 7 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
// Phase 1: matrix 202 rows 132 cols
[2023-03-09 09:52:43] [INFO ] Computed 1 place invariants in 16 ms
[2023-03-09 09:52:44] [INFO ] Implicit Places using invariants in 336 ms returned []
[2023-03-09 09:52:44] [INFO ] Invariant cache hit.
[2023-03-09 09:52:44] [INFO ] Implicit Places using invariants and state equation in 176 ms returned []
Implicit Place search using SMT with State Equation took 551 ms to find 0 implicit places.
[2023-03-09 09:52:44] [INFO ] Invariant cache hit.
[2023-03-09 09:52:44] [INFO ] Dead Transitions using invariants and state equation in 196 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 756 ms. Remains : 132/132 places, 202/202 transitions.
Support contains 132 out of 132 places after structural reductions.
[2023-03-09 09:52:44] [INFO ] Flatten gal took : 106 ms
[2023-03-09 09:52:45] [INFO ] Flatten gal took : 29 ms
[2023-03-09 09:52:45] [INFO ] Input system was already deterministic with 202 transitions.
Incomplete random walk after 10012 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 23) seen :22
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-09 09:52:45] [INFO ] Invariant cache hit.
[2023-03-09 09:52:45] [INFO ] After 102ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 20 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 34 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 8 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 132 transition count 200
Reduce places removed 2 places and 0 transitions.
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Iterating post reduction 1 with 11 rules applied. Total rules applied 13 place count 130 transition count 191
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 22 place count 121 transition count 191
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 22 place count 121 transition count 187
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 30 place count 117 transition count 187
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 36 place count 111 transition count 181
Iterating global reduction 3 with 6 rules applied. Total rules applied 42 place count 111 transition count 181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 43 place count 111 transition count 180
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 46 place count 108 transition count 177
Iterating global reduction 4 with 3 rules applied. Total rules applied 49 place count 108 transition count 177
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 52 place count 105 transition count 174
Iterating global reduction 4 with 3 rules applied. Total rules applied 55 place count 105 transition count 174
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 58 place count 102 transition count 171
Iterating global reduction 4 with 3 rules applied. Total rules applied 61 place count 102 transition count 171
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 63 place count 100 transition count 169
Iterating global reduction 4 with 2 rules applied. Total rules applied 65 place count 100 transition count 169
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 67 place count 98 transition count 167
Iterating global reduction 4 with 2 rules applied. Total rules applied 69 place count 98 transition count 167
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 70 place count 97 transition count 166
Iterating global reduction 4 with 1 rules applied. Total rules applied 71 place count 97 transition count 166
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 83 place count 91 transition count 160
Applied a total of 83 rules in 29 ms. Remains 91 /132 variables (removed 41) and now considering 160/202 (removed 42) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 91/132 places, 160/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 9 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 132 transition count 201
Reduce places removed 1 places and 0 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 1 with 9 rules applied. Total rules applied 10 place count 131 transition count 193
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 18 place count 123 transition count 193
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 46 place count 109 transition count 179
Applied a total of 46 rules in 11 ms. Remains 109 /132 variables (removed 23) and now considering 179/202 (removed 23) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 109/132 places, 179/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 179 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 123 transition count 193
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 123 transition count 193
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 24 place count 117 transition count 187
Iterating global reduction 0 with 6 rules applied. Total rules applied 30 place count 117 transition count 187
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 33 place count 114 transition count 184
Iterating global reduction 0 with 3 rules applied. Total rules applied 36 place count 114 transition count 184
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 39 place count 111 transition count 181
Iterating global reduction 0 with 3 rules applied. Total rules applied 42 place count 111 transition count 181
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 45 place count 108 transition count 178
Iterating global reduction 0 with 3 rules applied. Total rules applied 48 place count 108 transition count 178
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 51 place count 105 transition count 175
Iterating global reduction 0 with 3 rules applied. Total rules applied 54 place count 105 transition count 175
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 56 place count 103 transition count 173
Iterating global reduction 0 with 2 rules applied. Total rules applied 58 place count 103 transition count 173
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 60 place count 101 transition count 171
Iterating global reduction 0 with 2 rules applied. Total rules applied 62 place count 101 transition count 171
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 100 transition count 170
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 100 transition count 170
Applied a total of 64 rules in 11 ms. Remains 100 /132 variables (removed 32) and now considering 170/202 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 100/132 places, 170/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 132 transition count 138
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 68 transition count 138
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 5 Pre rules applied. Total rules applied 128 place count 68 transition count 133
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 2 with 10 rules applied. Total rules applied 138 place count 63 transition count 133
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 144 place count 57 transition count 127
Iterating global reduction 2 with 6 rules applied. Total rules applied 150 place count 57 transition count 127
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 151 place count 57 transition count 126
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 155 place count 53 transition count 122
Iterating global reduction 3 with 4 rules applied. Total rules applied 159 place count 53 transition count 122
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 162 place count 50 transition count 119
Iterating global reduction 3 with 3 rules applied. Total rules applied 165 place count 50 transition count 119
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 168 place count 47 transition count 116
Iterating global reduction 3 with 3 rules applied. Total rules applied 171 place count 47 transition count 116
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 173 place count 45 transition count 114
Iterating global reduction 3 with 2 rules applied. Total rules applied 175 place count 45 transition count 114
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 177 place count 43 transition count 112
Iterating global reduction 3 with 2 rules applied. Total rules applied 179 place count 43 transition count 112
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 180 place count 42 transition count 111
Iterating global reduction 3 with 1 rules applied. Total rules applied 181 place count 42 transition count 111
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 193 place count 36 transition count 105
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 195 place count 36 transition count 103
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 197 place count 35 transition count 102
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 199 place count 35 transition count 100
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 201 place count 34 transition count 99
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 203 place count 34 transition count 97
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 205 place count 33 transition count 96
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 207 place count 33 transition count 94
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 209 place count 32 transition count 93
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 211 place count 32 transition count 91
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 213 place count 31 transition count 90
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 215 place count 31 transition count 88
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 217 place count 30 transition count 87
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 219 place count 30 transition count 85
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 221 place count 29 transition count 84
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 223 place count 29 transition count 82
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 225 place count 28 transition count 81
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 227 place count 28 transition count 79
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 229 place count 27 transition count 78
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 231 place count 27 transition count 76
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 233 place count 26 transition count 75
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 235 place count 26 transition count 73
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 237 place count 25 transition count 72
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 239 place count 25 transition count 70
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 241 place count 24 transition count 69
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 243 place count 24 transition count 67
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 245 place count 23 transition count 66
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 247 place count 23 transition count 64
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 249 place count 22 transition count 63
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 251 place count 22 transition count 61
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 253 place count 21 transition count 60
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 255 place count 21 transition count 58
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 257 place count 20 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 259 place count 20 transition count 55
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 261 place count 19 transition count 54
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 263 place count 19 transition count 52
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 265 place count 18 transition count 51
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 267 place count 18 transition count 49
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 269 place count 17 transition count 48
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 271 place count 17 transition count 46
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 273 place count 16 transition count 45
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 275 place count 16 transition count 43
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 277 place count 15 transition count 42
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 279 place count 15 transition count 40
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 281 place count 14 transition count 39
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 283 place count 14 transition count 37
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 285 place count 13 transition count 36
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 287 place count 13 transition count 34
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 289 place count 12 transition count 33
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 291 place count 12 transition count 31
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 293 place count 11 transition count 30
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 295 place count 11 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 297 place count 10 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 299 place count 10 transition count 25
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 301 place count 9 transition count 24
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 303 place count 9 transition count 22
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 305 place count 8 transition count 21
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 307 place count 8 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 309 place count 7 transition count 18
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 311 place count 7 transition count 16
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 313 place count 6 transition count 15
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 315 place count 6 transition count 13
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 317 place count 5 transition count 12
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 319 place count 5 transition count 10
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 321 place count 4 transition count 9
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 323 place count 4 transition count 7
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 325 place count 3 transition count 6
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 36 with 3 rules applied. Total rules applied 328 place count 3 transition count 3
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 330 place count 2 transition count 2
Applied a total of 330 rules in 64 ms. Remains 2 /132 variables (removed 130) and now considering 2/202 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 64 ms. Remains : 2/132 places, 2/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 2 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 132 transition count 199
Reduce places removed 3 places and 0 transitions.
Performed 26 Post agglomeration using F-continuation condition.Transition count delta: 26
Iterating post reduction 1 with 29 rules applied. Total rules applied 32 place count 129 transition count 173
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 2 with 26 rules applied. Total rules applied 58 place count 103 transition count 173
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 59 place count 102 transition count 172
Iterating global reduction 3 with 1 rules applied. Total rules applied 60 place count 102 transition count 172
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 68 place count 98 transition count 168
Applied a total of 68 rules in 7 ms. Remains 98 /132 variables (removed 34) and now considering 168/202 (removed 34) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 98/132 places, 168/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Graph (trivial) has 44 edges and 132 vertex of which 6 / 132 are part of one of the 1 SCC in 2 ms
Free SCC test removed 5 places
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 127 transition count 196
Reduce places removed 1 places and 0 transitions.
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Iterating post reduction 1 with 10 rules applied. Total rules applied 12 place count 126 transition count 187
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 21 place count 117 transition count 187
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 21 place count 117 transition count 185
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 25 place count 115 transition count 185
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 30 place count 110 transition count 180
Iterating global reduction 3 with 5 rules applied. Total rules applied 35 place count 110 transition count 180
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 38 place count 107 transition count 177
Iterating global reduction 3 with 3 rules applied. Total rules applied 41 place count 107 transition count 177
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 44 place count 104 transition count 174
Iterating global reduction 3 with 3 rules applied. Total rules applied 47 place count 104 transition count 174
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 50 place count 101 transition count 171
Iterating global reduction 3 with 3 rules applied. Total rules applied 53 place count 101 transition count 171
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 55 place count 99 transition count 169
Iterating global reduction 3 with 2 rules applied. Total rules applied 57 place count 99 transition count 169
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 59 place count 97 transition count 167
Iterating global reduction 3 with 2 rules applied. Total rules applied 61 place count 97 transition count 167
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 62 place count 96 transition count 166
Iterating global reduction 3 with 1 rules applied. Total rules applied 63 place count 96 transition count 166
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 77 place count 89 transition count 159
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 78 place count 89 transition count 158
Applied a total of 78 rules in 16 ms. Remains 89 /132 variables (removed 43) and now considering 158/202 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 89/132 places, 158/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 158 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 8 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Graph (trivial) has 178 edges and 132 vertex of which 41 / 132 are part of one of the 1 SCC in 0 ms
Free SCC test removed 40 places
Ensure Unique test removed 75 transitions
Reduce isomorphic transitions removed 75 transitions.
Drop transitions removed 56 transitions
Trivial Post-agglo rules discarded 56 transitions
Performed 56 trivial Post agglomeration. Transition count delta: 56
Iterating post reduction 0 with 56 rules applied. Total rules applied 57 place count 92 transition count 71
Reduce places removed 56 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 68 rules applied. Total rules applied 125 place count 36 transition count 59
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 2 with 12 rules applied. Total rules applied 137 place count 32 transition count 51
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 3 with 12 rules applied. Total rules applied 149 place count 28 transition count 43
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 8 rules applied. Total rules applied 157 place count 24 transition count 39
Discarding 5 places :
Symmetric choice reduction at 5 with 5 rule applications. Total rules 162 place count 19 transition count 34
Iterating global reduction 5 with 5 rules applied. Total rules applied 167 place count 19 transition count 34
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 5 with 5 rules applied. Total rules applied 172 place count 19 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 173 place count 19 transition count 28
Applied a total of 173 rules in 6 ms. Remains 19 /132 variables (removed 113) and now considering 28/202 (removed 174) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 19/132 places, 28/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 0 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 132 transition count 138
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 68 transition count 138
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 5 Pre rules applied. Total rules applied 128 place count 68 transition count 133
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 2 with 10 rules applied. Total rules applied 138 place count 63 transition count 133
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 144 place count 57 transition count 127
Iterating global reduction 2 with 6 rules applied. Total rules applied 150 place count 57 transition count 127
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 151 place count 57 transition count 126
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 155 place count 53 transition count 122
Iterating global reduction 3 with 4 rules applied. Total rules applied 159 place count 53 transition count 122
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 162 place count 50 transition count 119
Iterating global reduction 3 with 3 rules applied. Total rules applied 165 place count 50 transition count 119
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 168 place count 47 transition count 116
Iterating global reduction 3 with 3 rules applied. Total rules applied 171 place count 47 transition count 116
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 173 place count 45 transition count 114
Iterating global reduction 3 with 2 rules applied. Total rules applied 175 place count 45 transition count 114
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 177 place count 43 transition count 112
Iterating global reduction 3 with 2 rules applied. Total rules applied 179 place count 43 transition count 112
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 180 place count 42 transition count 111
Iterating global reduction 3 with 1 rules applied. Total rules applied 181 place count 42 transition count 111
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 193 place count 36 transition count 105
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 195 place count 36 transition count 103
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 197 place count 35 transition count 102
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 199 place count 35 transition count 100
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 201 place count 34 transition count 99
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 203 place count 34 transition count 97
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 205 place count 33 transition count 96
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 207 place count 33 transition count 94
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 209 place count 32 transition count 93
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 211 place count 32 transition count 91
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 213 place count 31 transition count 90
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 215 place count 31 transition count 88
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 217 place count 30 transition count 87
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 219 place count 30 transition count 85
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 221 place count 29 transition count 84
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 223 place count 29 transition count 82
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 225 place count 28 transition count 81
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 227 place count 28 transition count 79
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 229 place count 27 transition count 78
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 231 place count 27 transition count 76
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 233 place count 26 transition count 75
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 235 place count 26 transition count 73
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 237 place count 25 transition count 72
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 239 place count 25 transition count 70
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 241 place count 24 transition count 69
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 243 place count 24 transition count 67
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 245 place count 23 transition count 66
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 247 place count 23 transition count 64
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 249 place count 22 transition count 63
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 251 place count 22 transition count 61
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 253 place count 21 transition count 60
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 255 place count 21 transition count 58
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 257 place count 20 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 259 place count 20 transition count 55
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 261 place count 19 transition count 54
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 263 place count 19 transition count 52
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 265 place count 18 transition count 51
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 267 place count 18 transition count 49
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 269 place count 17 transition count 48
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 271 place count 17 transition count 46
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 273 place count 16 transition count 45
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 275 place count 16 transition count 43
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 277 place count 15 transition count 42
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 279 place count 15 transition count 40
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 281 place count 14 transition count 39
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 283 place count 14 transition count 37
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 285 place count 13 transition count 36
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 287 place count 13 transition count 34
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 289 place count 12 transition count 33
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 291 place count 12 transition count 31
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 293 place count 11 transition count 30
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 295 place count 11 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 297 place count 10 transition count 27
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 299 place count 10 transition count 25
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 301 place count 9 transition count 24
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 303 place count 9 transition count 22
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 305 place count 8 transition count 21
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 307 place count 8 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 309 place count 7 transition count 18
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 311 place count 7 transition count 16
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 313 place count 6 transition count 15
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 315 place count 6 transition count 13
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 317 place count 5 transition count 12
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 319 place count 5 transition count 10
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 321 place count 4 transition count 9
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 323 place count 4 transition count 7
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 325 place count 3 transition count 6
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 36 with 3 rules applied. Total rules applied 328 place count 3 transition count 3
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 330 place count 2 transition count 2
Applied a total of 330 rules in 40 ms. Remains 2 /132 variables (removed 130) and now considering 2/202 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 2/132 places, 2/202 transitions.
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:52:46] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:52:46] [INFO ] Input system was already deterministic with 2 transitions.
Finished random walk after 51 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=25 )
FORMULA BART-COL-050-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-09 09:52:47] [INFO ] Flatten gal took : 27 ms
[2023-03-09 09:52:47] [INFO ] Flatten gal took : 19 ms
[2023-03-09 09:52:47] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 48 ms.
[2023-03-09 09:52:47] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 132 places, 202 transitions and 404 arcs took 1 ms.
Total runtime 5185 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-COL-050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/381
CTLFireability

FORMULA BART-COL-050-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-050-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678355699164

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/381/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/381/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/381/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 13 (type EXCL) for 12 BART-COL-050-CTLFireability-04
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 13 (type EXCL) for BART-COL-050-CTLFireability-04
lola: result : true
lola: markings : 638
lola: fired transitions : 637
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 37 (type EXCL) for 36 BART-COL-050-CTLFireability-12
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for BART-COL-050-CTLFireability-12
lola: result : false
lola: markings : 651
lola: fired transitions : 2096
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 BART-COL-050-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for BART-COL-050-CTLFireability-13
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 16 (type EXCL) for 15 BART-COL-050-CTLFireability-05
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/299 7/32 BART-COL-050-CTLFireability-05 1068837 m, 213767 m/sec, 3737288 t fired, .

Time elapsed: 6 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/299 13/32 BART-COL-050-CTLFireability-05 2114642 m, 209161 m/sec, 7627684 t fired, .

Time elapsed: 11 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/299 19/32 BART-COL-050-CTLFireability-05 3160727 m, 209217 m/sec, 11554709 t fired, .

Time elapsed: 16 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/299 24/32 BART-COL-050-CTLFireability-05 4154040 m, 198662 m/sec, 15328629 t fired, .

Time elapsed: 21 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/299 30/32 BART-COL-050-CTLFireability-05 5129278 m, 195047 m/sec, 19126359 t fired, .

Time elapsed: 26 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for BART-COL-050-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 BART-COL-050-CTLFireability-14
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for BART-COL-050-CTLFireability-14
lola: result : true
lola: markings : 1260
lola: fired transitions : 1419
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 BART-COL-050-CTLFireability-09
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for BART-COL-050-CTLFireability-09
lola: result : false
lola: markings : 669
lola: fired transitions : 680
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 BART-COL-050-CTLFireability-08
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/396 17/32 BART-COL-050-CTLFireability-08 2493270 m, 498654 m/sec, 3068668 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/396 31/32 BART-COL-050-CTLFireability-08 4864489 m, 474243 m/sec, 6014578 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for BART-COL-050-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 10 (type EXCL) for 9 BART-COL-050-CTLFireability-03
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for BART-COL-050-CTLFireability-03
lola: result : false
lola: markings : 651
lola: fired transitions : 1302
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BART-COL-050-CTLFireability-00
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/507 8/32 BART-COL-050-CTLFireability-00 1208093 m, 241618 m/sec, 3601815 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/507 15/32 BART-COL-050-CTLFireability-00 2281899 m, 214761 m/sec, 6975535 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/507 21/32 BART-COL-050-CTLFireability-00 3310519 m, 205724 m/sec, 10258897 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/507 27/32 BART-COL-050-CTLFireability-00 4316753 m, 201246 m/sec, 13530300 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for BART-COL-050-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-01: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-06: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-10: EG 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-11: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 19 (type EXCL) for 18 BART-COL-050-CTLFireability-06
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for BART-COL-050-CTLFireability-06
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 BART-COL-050-CTLFireability-10
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for BART-COL-050-CTLFireability-10
lola: result : true
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 BART-COL-050-CTLFireability-11
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for BART-COL-050-CTLFireability-11
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 BART-COL-050-CTLFireability-01
lola: time limit : 1176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for BART-COL-050-CTLFireability-01
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 BART-COL-050-CTLFireability-02
lola: time limit : 1764 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1764 4/32 BART-COL-050-CTLFireability-02 808511 m, 161702 m/sec, 3322516 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 11/1764 7/32 BART-COL-050-CTLFireability-02 1420814 m, 122460 m/sec, 6148139 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 16/1764 10/32 BART-COL-050-CTLFireability-02 2054077 m, 126652 m/sec, 8983059 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 21/1764 13/32 BART-COL-050-CTLFireability-02 2641884 m, 117561 m/sec, 11734182 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 26/1764 15/32 BART-COL-050-CTLFireability-02 3227590 m, 117141 m/sec, 14469147 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 31/1764 18/32 BART-COL-050-CTLFireability-02 3773817 m, 109245 m/sec, 17140286 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 36/1764 21/32 BART-COL-050-CTLFireability-02 4369417 m, 119120 m/sec, 19846441 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 41/1764 23/32 BART-COL-050-CTLFireability-02 4929807 m, 112078 m/sec, 22458441 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 46/1764 26/32 BART-COL-050-CTLFireability-02 5474259 m, 108890 m/sec, 24932276 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 51/1764 28/32 BART-COL-050-CTLFireability-02 5995140 m, 104176 m/sec, 27327895 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 56/1764 30/32 BART-COL-050-CTLFireability-02 6536769 m, 108325 m/sec, 29787540 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for BART-COL-050-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 BART-COL-050-CTLFireability-07
lola: time limit : 3468 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for BART-COL-050-CTLFireability-07
lola: result : true
lola: markings : 651
lola: fired transitions : 2566
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-050-CTLFireability-00: CTL unknown AGGR
BART-COL-050-CTLFireability-01: EG true state space / EG
BART-COL-050-CTLFireability-02: CTL unknown AGGR
BART-COL-050-CTLFireability-03: CTL false CTL model checker
BART-COL-050-CTLFireability-04: CTL true CTL model checker
BART-COL-050-CTLFireability-05: CTL unknown AGGR
BART-COL-050-CTLFireability-06: EG true state space / EG
BART-COL-050-CTLFireability-07: CTL true CTL model checker
BART-COL-050-CTLFireability-08: CTL unknown AGGR
BART-COL-050-CTLFireability-09: CTL false CTL model checker
BART-COL-050-CTLFireability-10: EG true state space / EG
BART-COL-050-CTLFireability-11: EG true state space / EG
BART-COL-050-CTLFireability-12: CTL false CTL model checker
BART-COL-050-CTLFireability-13: EFEG true state space /EFEG
BART-COL-050-CTLFireability-14: CTL true CTL model checker


Time elapsed: 132 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-COL-050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813596000738"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-050.tgz
mv BART-COL-050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;