Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595900730.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-COL-040, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595900730
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 9.4K Feb 26 06:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 26 06:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 04:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 04:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 09:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Feb 26 09:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 07:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 26 07:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 207K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-040-CTLFireability-00
FORMULA_NAME BART-COL-040-CTLFireability-01
FORMULA_NAME BART-COL-040-CTLFireability-02
FORMULA_NAME BART-COL-040-CTLFireability-03
FORMULA_NAME BART-COL-040-CTLFireability-04
FORMULA_NAME BART-COL-040-CTLFireability-05
FORMULA_NAME BART-COL-040-CTLFireability-06
FORMULA_NAME BART-COL-040-CTLFireability-07
FORMULA_NAME BART-COL-040-CTLFireability-08
FORMULA_NAME BART-COL-040-CTLFireability-09
FORMULA_NAME BART-COL-040-CTLFireability-10
FORMULA_NAME BART-COL-040-CTLFireability-11
FORMULA_NAME BART-COL-040-CTLFireability-12
FORMULA_NAME BART-COL-040-CTLFireability-13
FORMULA_NAME BART-COL-040-CTLFireability-14
FORMULA_NAME BART-COL-040-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678355455964

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-COL-040
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:50:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 09:50:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:50:59] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-09 09:50:59] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-09 09:51:00] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 947 ms
[2023-03-09 09:51:00] [INFO ] Detected 3 constant HL places corresponding to 10373 PT places.
[2023-03-09 09:51:00] [INFO ] Imported 4 HL places and 7 HL transitions for a total of 20213 PT places and 5.628918048E10 transition bindings in 93 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
[2023-03-09 09:51:00] [INFO ] Built PT skeleton of HLPN with 4 places and 7 transitions 26 arcs in 4 ms.
[2023-03-09 09:51:00] [INFO ] Skeletonized 0 HLPN properties in 0 ms. Removed 16 properties that had guard overlaps.
Domain [distance(41), speed(6), distance(41)] of place NewDistTable breaks symmetries in sort distance
Symmetric sort wr.t. initial and guards and successors and join/free detected :trainid
Symmetric sort wr.t. initial detected :trainid
Symmetric sort wr.t. initial and guards detected :trainid
Applying symmetric unfolding of full symmetric sort :trainid domain size was 40
Arc [2:1*[(MOD (ADD $tsp 1) 6), $ds2]] contains successor/predecessor on variables of sort speed
[2023-03-09 09:51:00] [INFO ] Unfolded HLPN to a Petri net with 10619 places and 323 transitions 601 arcs in 208 ms.
[2023-03-09 09:51:00] [INFO ] Unfolded 16 HLPN properties in 17 ms.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:51:00] [INFO ] Reduced 35 identical enabling conditions.
Deduced a syphon composed of 10215 places in 2 ms
Reduce places removed 10487 places and 121 transitions.
Support contains 132 out of 132 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 6 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
// Phase 1: matrix 202 rows 132 cols
[2023-03-09 09:51:00] [INFO ] Computed 1 place invariants in 10 ms
[2023-03-09 09:51:00] [INFO ] Implicit Places using invariants in 236 ms returned []
[2023-03-09 09:51:00] [INFO ] Invariant cache hit.
[2023-03-09 09:51:00] [INFO ] Implicit Places using invariants and state equation in 179 ms returned []
Implicit Place search using SMT with State Equation took 439 ms to find 0 implicit places.
[2023-03-09 09:51:00] [INFO ] Invariant cache hit.
[2023-03-09 09:51:01] [INFO ] Dead Transitions using invariants and state equation in 507 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 956 ms. Remains : 132/132 places, 202/202 transitions.
Support contains 132 out of 132 places after structural reductions.
[2023-03-09 09:51:01] [INFO ] Flatten gal took : 72 ms
[2023-03-09 09:51:01] [INFO ] Flatten gal took : 29 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Finished random walk after 1729 steps, including 0 resets, run visited all 17 properties in 21 ms. (steps per millisecond=82 )
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 15 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 30 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 7 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 6 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 129 transition count 199
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 129 transition count 199
Applied a total of 6 rules in 4 ms. Remains 129 /132 variables (removed 3) and now considering 199/202 (removed 3) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 129/132 places, 199/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 199 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Graph (trivial) has 26 edges and 132 vertex of which 6 / 132 are part of one of the 1 SCC in 2 ms
Free SCC test removed 5 places
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 0 with 8 rules applied. Total rules applied 9 place count 127 transition count 189
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 17 place count 119 transition count 189
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 41 place count 107 transition count 177
Applied a total of 41 rules in 40 ms. Remains 107 /132 variables (removed 25) and now considering 177/202 (removed 25) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 107/132 places, 177/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 177 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 132 transition count 201
Reduce places removed 1 places and 0 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 1 with 9 rules applied. Total rules applied 10 place count 131 transition count 193
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 18 place count 123 transition count 193
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 46 place count 109 transition count 179
Applied a total of 46 rules in 7 ms. Remains 109 /132 variables (removed 23) and now considering 179/202 (removed 23) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 109/132 places, 179/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 179 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 123 transition count 193
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 123 transition count 193
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 24 place count 117 transition count 187
Iterating global reduction 0 with 6 rules applied. Total rules applied 30 place count 117 transition count 187
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 33 place count 114 transition count 184
Iterating global reduction 0 with 3 rules applied. Total rules applied 36 place count 114 transition count 184
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 39 place count 111 transition count 181
Iterating global reduction 0 with 3 rules applied. Total rules applied 42 place count 111 transition count 181
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 45 place count 108 transition count 178
Iterating global reduction 0 with 3 rules applied. Total rules applied 48 place count 108 transition count 178
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 51 place count 105 transition count 175
Iterating global reduction 0 with 3 rules applied. Total rules applied 54 place count 105 transition count 175
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 56 place count 103 transition count 173
Iterating global reduction 0 with 2 rules applied. Total rules applied 58 place count 103 transition count 173
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 60 place count 101 transition count 171
Iterating global reduction 0 with 2 rules applied. Total rules applied 62 place count 101 transition count 171
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 100 transition count 170
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 100 transition count 170
Applied a total of 64 rules in 8 ms. Remains 100 /132 variables (removed 32) and now considering 170/202 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 100/132 places, 170/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 132 transition count 138
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 68 transition count 138
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 128 place count 68 transition count 134
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 136 place count 64 transition count 134
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 142 place count 58 transition count 128
Iterating global reduction 2 with 6 rules applied. Total rules applied 148 place count 58 transition count 128
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 149 place count 58 transition count 127
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 153 place count 54 transition count 123
Iterating global reduction 3 with 4 rules applied. Total rules applied 157 place count 54 transition count 123
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 160 place count 51 transition count 120
Iterating global reduction 3 with 3 rules applied. Total rules applied 163 place count 51 transition count 120
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 166 place count 48 transition count 117
Iterating global reduction 3 with 3 rules applied. Total rules applied 169 place count 48 transition count 117
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 171 place count 46 transition count 115
Iterating global reduction 3 with 2 rules applied. Total rules applied 173 place count 46 transition count 115
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 175 place count 44 transition count 113
Iterating global reduction 3 with 2 rules applied. Total rules applied 177 place count 44 transition count 113
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 178 place count 43 transition count 112
Iterating global reduction 3 with 1 rules applied. Total rules applied 179 place count 43 transition count 112
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 191 place count 37 transition count 106
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 193 place count 37 transition count 104
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 195 place count 36 transition count 103
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 197 place count 36 transition count 101
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 199 place count 35 transition count 100
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 201 place count 35 transition count 98
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 203 place count 34 transition count 97
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 205 place count 34 transition count 95
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 207 place count 33 transition count 94
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 209 place count 33 transition count 92
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 211 place count 32 transition count 91
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 213 place count 32 transition count 89
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 215 place count 31 transition count 88
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 217 place count 31 transition count 86
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 219 place count 30 transition count 85
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 221 place count 30 transition count 83
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 223 place count 29 transition count 82
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 225 place count 29 transition count 80
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 227 place count 28 transition count 79
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 229 place count 28 transition count 77
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 231 place count 27 transition count 76
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 233 place count 27 transition count 74
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 235 place count 26 transition count 73
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 237 place count 26 transition count 71
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 239 place count 25 transition count 70
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 241 place count 25 transition count 68
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 243 place count 24 transition count 67
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 245 place count 24 transition count 65
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 247 place count 23 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 249 place count 23 transition count 62
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 251 place count 22 transition count 61
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 253 place count 22 transition count 59
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 255 place count 21 transition count 58
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 257 place count 21 transition count 56
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 259 place count 20 transition count 55
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 261 place count 20 transition count 53
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 263 place count 19 transition count 52
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 265 place count 19 transition count 50
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 267 place count 18 transition count 49
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 269 place count 18 transition count 47
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 271 place count 17 transition count 46
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 273 place count 17 transition count 44
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 275 place count 16 transition count 43
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 277 place count 16 transition count 41
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 279 place count 15 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 281 place count 15 transition count 38
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 283 place count 14 transition count 37
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 285 place count 14 transition count 35
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 287 place count 13 transition count 34
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 289 place count 13 transition count 32
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 291 place count 12 transition count 31
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 293 place count 12 transition count 29
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 295 place count 11 transition count 28
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 297 place count 11 transition count 26
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 299 place count 10 transition count 25
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 301 place count 10 transition count 23
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 303 place count 9 transition count 22
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 305 place count 9 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 307 place count 8 transition count 19
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 309 place count 8 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 311 place count 7 transition count 16
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 313 place count 7 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 315 place count 6 transition count 13
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 317 place count 6 transition count 11
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 319 place count 5 transition count 10
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 321 place count 5 transition count 8
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 323 place count 4 transition count 7
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 36 with 3 rules applied. Total rules applied 326 place count 4 transition count 4
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 328 place count 3 transition count 3
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 38 with 1 Pre rules applied. Total rules applied 328 place count 3 transition count 2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 38 with 2 rules applied. Total rules applied 330 place count 2 transition count 2
Applied a total of 330 rules in 40 ms. Remains 2 /132 variables (removed 130) and now considering 2/202 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 2/132 places, 2/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 2 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA BART-COL-040-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 0 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 123 transition count 193
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 123 transition count 193
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 24 place count 117 transition count 187
Iterating global reduction 0 with 6 rules applied. Total rules applied 30 place count 117 transition count 187
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 33 place count 114 transition count 184
Iterating global reduction 0 with 3 rules applied. Total rules applied 36 place count 114 transition count 184
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 39 place count 111 transition count 181
Iterating global reduction 0 with 3 rules applied. Total rules applied 42 place count 111 transition count 181
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 45 place count 108 transition count 178
Iterating global reduction 0 with 3 rules applied. Total rules applied 48 place count 108 transition count 178
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 51 place count 105 transition count 175
Iterating global reduction 0 with 3 rules applied. Total rules applied 54 place count 105 transition count 175
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 56 place count 103 transition count 173
Iterating global reduction 0 with 2 rules applied. Total rules applied 58 place count 103 transition count 173
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 60 place count 101 transition count 171
Iterating global reduction 0 with 2 rules applied. Total rules applied 62 place count 101 transition count 171
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 100 transition count 170
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 100 transition count 170
Applied a total of 64 rules in 7 ms. Remains 100 /132 variables (removed 32) and now considering 170/202 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 100/132 places, 170/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:51:03] [INFO ] Input system was already deterministic with 202 transitions.
[2023-03-09 09:51:03] [INFO ] Flatten gal took : 12 ms
[2023-03-09 09:51:03] [INFO ] Flatten gal took : 13 ms
[2023-03-09 09:51:03] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 14 ms.
[2023-03-09 09:51:03] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 132 places, 202 transitions and 404 arcs took 1 ms.
Total runtime 4305 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-COL-040
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/381
CTLFireability

FORMULA BART-COL-040-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678355619701

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/381/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/381/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/381/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 15 (type EXCL) for 10 BART-COL-040-CTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 15 (type EXCL) for BART-COL-040-CTLFireability-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 BART-COL-040-CTLFireability-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for BART-COL-040-CTLFireability-00
lola: result : true
lola: markings : 522
lola: fired transitions : 521
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 BART-COL-040-CTLFireability-01
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 8 (type EXCL) for BART-COL-040-CTLFireability-01
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 46 (type EXCL) for 45 BART-COL-040-CTLFireability-12
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/257 17/32 BART-COL-040-CTLFireability-12 3196842 m, 639368 m/sec, 3532318 t fired, .

Time elapsed: 6 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 46 (type EXCL) for BART-COL-040-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 55 (type EXCL) for 54 BART-COL-040-CTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for BART-COL-040-CTLFireability-15
lola: result : false
lola: markings : 54
lola: fired transitions : 148
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 BART-COL-040-CTLFireability-14
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for BART-COL-040-CTLFireability-14
lola: result : false
lola: markings : 2486
lola: fired transitions : 2940
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 BART-COL-040-CTLFireability-13
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/326 6/32 BART-COL-040-CTLFireability-13 1077366 m, 215473 m/sec, 3447409 t fired, .

Time elapsed: 16 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/326 10/32 BART-COL-040-CTLFireability-13 2015098 m, 187546 m/sec, 6493831 t fired, .

Time elapsed: 21 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/326 14/32 BART-COL-040-CTLFireability-13 2905302 m, 178040 m/sec, 9436427 t fired, .

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/326 17/32 BART-COL-040-CTLFireability-13 3672178 m, 153375 m/sec, 12075801 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/326 22/32 BART-COL-040-CTLFireability-13 4576519 m, 180868 m/sec, 14940142 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/326 25/32 BART-COL-040-CTLFireability-13 5311325 m, 146961 m/sec, 17455040 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/326 28/32 BART-COL-040-CTLFireability-13 6024561 m, 142647 m/sec, 19938679 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/326 31/32 BART-COL-040-CTLFireability-13 6581690 m, 111425 m/sec, 22107432 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 49 (type EXCL) for BART-COL-040-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 BART-COL-040-CTLFireability-10
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/354 18/32 BART-COL-040-CTLFireability-10 3394708 m, 678941 m/sec, 3751330 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for BART-COL-040-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 34 (type EXCL) for 33 BART-COL-040-CTLFireability-07
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for BART-COL-040-CTLFireability-07
lola: result : true
lola: markings : 412
lola: fired transitions : 412
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 BART-COL-040-CTLFireability-06
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for BART-COL-040-CTLFireability-06
lola: result : true
lola: markings : 88
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 BART-COL-040-CTLFireability-04
lola: time limit : 504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/504 5/32 BART-COL-040-CTLFireability-04 828999 m, 165799 m/sec, 2986151 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/504 9/32 BART-COL-040-CTLFireability-04 1563029 m, 146806 m/sec, 5814588 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/504 12/32 BART-COL-040-CTLFireability-04 2210586 m, 129511 m/sec, 8464295 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/504 15/32 BART-COL-040-CTLFireability-04 2805358 m, 118954 m/sec, 10955960 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/504 18/32 BART-COL-040-CTLFireability-04 3366769 m, 112282 m/sec, 13335007 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/504 21/32 BART-COL-040-CTLFireability-04 3925707 m, 111787 m/sec, 15731783 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/504 23/32 BART-COL-040-CTLFireability-04 4482622 m, 111383 m/sec, 18147583 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/504 26/32 BART-COL-040-CTLFireability-04 5016477 m, 106771 m/sec, 20463847 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/504 29/32 BART-COL-040-CTLFireability-04 5551896 m, 107083 m/sec, 22796409 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/504 31/32 BART-COL-040-CTLFireability-04 6061777 m, 101976 m/sec, 25046323 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for BART-COL-040-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 BART-COL-040-CTLFireability-03
lola: time limit : 579 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/579 16/32 BART-COL-040-CTLFireability-03 3302484 m, 660496 m/sec, 3824724 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/579 31/32 BART-COL-040-CTLFireability-03 6420584 m, 623620 m/sec, 7428447 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 22 (type EXCL) for BART-COL-040-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
BART-COL-040-CTLFireability-02: CONJ 0 1 0 0 4 0 0 1
BART-COL-040-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 19 (type EXCL) for 10 BART-COL-040-CTLFireability-02
lola: time limit : 692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for BART-COL-040-CTLFireability-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 BART-COL-040-CTLFireability-01
lola: time limit : 866 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for BART-COL-040-CTLFireability-01
lola: result : false
lola: markings : 193
lola: fired transitions : 192
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 BART-COL-040-CTLFireability-08
lola: time limit : 1154 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for BART-COL-040-CTLFireability-08
lola: result : false
lola: markings : 36
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 BART-COL-040-CTLFireability-09
lola: time limit : 1732 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-01: CONJ false CTL model checker
BART-COL-040-CTLFireability-02: CONJ true CONJ
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-08: CTL false CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/1732 18/32 BART-COL-040-CTLFireability-09 3486790 m, 697358 m/sec, 4078202 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type EXCL) for BART-COL-040-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-01: CONJ false CTL model checker
BART-COL-040-CTLFireability-02: CONJ true CONJ
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-08: CTL false CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 28 (type EXCL) for 27 BART-COL-040-CTLFireability-05
lola: time limit : 3454 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-01: CONJ false CTL model checker
BART-COL-040-CTLFireability-02: CONJ true CONJ
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-08: CTL false CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/3454 18/32 BART-COL-040-CTLFireability-05 3483755 m, 696751 m/sec, 3849905 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 28 (type EXCL) for BART-COL-040-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-01: CONJ false CTL model checker
BART-COL-040-CTLFireability-02: CONJ true CONJ
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-08: CTL false CTL model checker
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
BART-COL-040-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-CTLFireability-00: CTL true CTL model checker
BART-COL-040-CTLFireability-01: CONJ false CTL model checker
BART-COL-040-CTLFireability-02: CONJ true CONJ
BART-COL-040-CTLFireability-03: CTL unknown AGGR
BART-COL-040-CTLFireability-04: CTL unknown AGGR
BART-COL-040-CTLFireability-05: CTL unknown AGGR
BART-COL-040-CTLFireability-06: CTL true CTL model checker
BART-COL-040-CTLFireability-07: CTL true CTL model checker
BART-COL-040-CTLFireability-08: CTL false CTL model checker
BART-COL-040-CTLFireability-09: CTL unknown AGGR
BART-COL-040-CTLFireability-10: CTL unknown AGGR
BART-COL-040-CTLFireability-12: CTL unknown AGGR
BART-COL-040-CTLFireability-13: CTL unknown AGGR
BART-COL-040-CTLFireability-14: CTL false CTL model checker
BART-COL-040-CTLFireability-15: CTL false CTL model checker


Time elapsed: 156 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-040"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-COL-040, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595900730"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-040.tgz
mv BART-COL-040 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;