Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595900714.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-COL-020, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595900714
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 604K
-rw-r--r-- 1 mcc users 7.1K Feb 26 04:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 04:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 04:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 04:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 06:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 06:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 05:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 26 05:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 195K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-020-CTLFireability-00
FORMULA_NAME BART-COL-020-CTLFireability-01
FORMULA_NAME BART-COL-020-CTLFireability-02
FORMULA_NAME BART-COL-020-CTLFireability-03
FORMULA_NAME BART-COL-020-CTLFireability-04
FORMULA_NAME BART-COL-020-CTLFireability-05
FORMULA_NAME BART-COL-020-CTLFireability-06
FORMULA_NAME BART-COL-020-CTLFireability-07
FORMULA_NAME BART-COL-020-CTLFireability-08
FORMULA_NAME BART-COL-020-CTLFireability-09
FORMULA_NAME BART-COL-020-CTLFireability-10
FORMULA_NAME BART-COL-020-CTLFireability-11
FORMULA_NAME BART-COL-020-CTLFireability-12
FORMULA_NAME BART-COL-020-CTLFireability-13
FORMULA_NAME BART-COL-020-CTLFireability-14
FORMULA_NAME BART-COL-020-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678355159978

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-COL-020
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:46:03] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 09:46:03] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:46:03] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-09 09:46:03] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-09 09:46:03] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 760 ms
[2023-03-09 09:46:04] [INFO ] Detected 3 constant HL places corresponding to 10373 PT places.
[2023-03-09 09:46:04] [INFO ] Imported 4 HL places and 7 HL transitions for a total of 15293 PT places and 2.814459024E10 transition bindings in 118 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 26 ms.
[2023-03-09 09:46:04] [INFO ] Built PT skeleton of HLPN with 4 places and 7 transitions 26 arcs in 4 ms.
[2023-03-09 09:46:04] [INFO ] Skeletonized 1 HLPN properties in 2 ms. Removed 15 properties that had guard overlaps.
Computed a total of 4 stabilizing places and 2 stable transitions
All 16 properties of the HLPN use transition enablings in a way that makes the skeleton too coarse.
Domain [distance(41), speed(6), distance(41)] of place NewDistTable breaks symmetries in sort distance
Symmetric sort wr.t. initial and guards and successors and join/free detected :trainid
Symmetric sort wr.t. initial detected :trainid
Symmetric sort wr.t. initial and guards detected :trainid
Applying symmetric unfolding of full symmetric sort :trainid domain size was 20
Arc [1:1*[(MOD (ADD $tsp 1) 6), $ds2]] contains successor/predecessor on variables of sort speed
[2023-03-09 09:46:04] [INFO ] Unfolded HLPN to a Petri net with 10619 places and 323 transitions 601 arcs in 268 ms.
[2023-03-09 09:46:04] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:46:04] [INFO ] Reduced 35 identical enabling conditions.
Deduced a syphon composed of 10215 places in 3 ms
Reduce places removed 10487 places and 121 transitions.
Support contains 132 out of 132 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 6 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
// Phase 1: matrix 202 rows 132 cols
[2023-03-09 09:46:04] [INFO ] Computed 1 place invariants in 12 ms
[2023-03-09 09:46:04] [INFO ] Implicit Places using invariants in 266 ms returned []
[2023-03-09 09:46:04] [INFO ] Invariant cache hit.
[2023-03-09 09:46:04] [INFO ] Implicit Places using invariants and state equation in 200 ms returned []
Implicit Place search using SMT with State Equation took 494 ms to find 0 implicit places.
[2023-03-09 09:46:04] [INFO ] Invariant cache hit.
[2023-03-09 09:46:05] [INFO ] Dead Transitions using invariants and state equation in 190 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 692 ms. Remains : 132/132 places, 202/202 transitions.
Support contains 132 out of 132 places after structural reductions.
[2023-03-09 09:46:05] [INFO ] Flatten gal took : 42 ms
[2023-03-09 09:46:05] [INFO ] Flatten gal took : 41 ms
[2023-03-09 09:46:05] [INFO ] Input system was already deterministic with 202 transitions.
Incomplete random walk after 10005 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 23) seen :21
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-09 09:46:06] [INFO ] Invariant cache hit.
[2023-03-09 09:46:06] [INFO ] After 72ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 31 ms
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 20 ms
[2023-03-09 09:46:06] [INFO ] Input system was already deterministic with 202 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 132 transition count 201
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 131 transition count 201
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 10 place count 127 transition count 197
Applied a total of 10 rules in 12 ms. Remains 127 /132 variables (removed 5) and now considering 197/202 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 127/132 places, 197/202 transitions.
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:46:06] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 21 ms
[2023-03-09 09:46:06] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Iterating post reduction 0 with 23 rules applied. Total rules applied 23 place count 132 transition count 179
Reduce places removed 23 places and 0 transitions.
Iterating post reduction 1 with 23 rules applied. Total rules applied 46 place count 109 transition count 179
Applied a total of 46 rules in 7 ms. Remains 109 /132 variables (removed 23) and now considering 179/202 (removed 23) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 109/132 places, 179/202 transitions.
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:06] [INFO ] Input system was already deterministic with 179 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:46:06] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 18 ms
[2023-03-09 09:46:06] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:06] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 132 transition count 200
Reduce places removed 2 places and 0 transitions.
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Iterating post reduction 1 with 11 rules applied. Total rules applied 13 place count 130 transition count 191
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 22 place count 121 transition count 191
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 22 place count 121 transition count 187
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 30 place count 117 transition count 187
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 36 place count 111 transition count 181
Iterating global reduction 3 with 6 rules applied. Total rules applied 42 place count 111 transition count 181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 43 place count 111 transition count 180
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 46 place count 108 transition count 177
Iterating global reduction 4 with 3 rules applied. Total rules applied 49 place count 108 transition count 177
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 52 place count 105 transition count 174
Iterating global reduction 4 with 3 rules applied. Total rules applied 55 place count 105 transition count 174
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 58 place count 102 transition count 171
Iterating global reduction 4 with 3 rules applied. Total rules applied 61 place count 102 transition count 171
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 63 place count 100 transition count 169
Iterating global reduction 4 with 2 rules applied. Total rules applied 65 place count 100 transition count 169
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 67 place count 98 transition count 167
Iterating global reduction 4 with 2 rules applied. Total rules applied 69 place count 98 transition count 167
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 70 place count 97 transition count 166
Iterating global reduction 4 with 1 rules applied. Total rules applied 71 place count 97 transition count 166
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 83 place count 91 transition count 160
Applied a total of 83 rules in 20 ms. Remains 91 /132 variables (removed 41) and now considering 160/202 (removed 42) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 91/132 places, 160/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 132 transition count 138
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 68 transition count 138
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 128 place count 68 transition count 134
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 136 place count 64 transition count 134
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 142 place count 58 transition count 128
Iterating global reduction 2 with 6 rules applied. Total rules applied 148 place count 58 transition count 128
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 149 place count 58 transition count 127
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 153 place count 54 transition count 123
Iterating global reduction 3 with 4 rules applied. Total rules applied 157 place count 54 transition count 123
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 160 place count 51 transition count 120
Iterating global reduction 3 with 3 rules applied. Total rules applied 163 place count 51 transition count 120
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 166 place count 48 transition count 117
Iterating global reduction 3 with 3 rules applied. Total rules applied 169 place count 48 transition count 117
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 171 place count 46 transition count 115
Iterating global reduction 3 with 2 rules applied. Total rules applied 173 place count 46 transition count 115
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 175 place count 44 transition count 113
Iterating global reduction 3 with 2 rules applied. Total rules applied 177 place count 44 transition count 113
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 178 place count 43 transition count 112
Iterating global reduction 3 with 1 rules applied. Total rules applied 179 place count 43 transition count 112
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 191 place count 37 transition count 106
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 193 place count 37 transition count 104
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 195 place count 36 transition count 103
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 197 place count 36 transition count 101
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 199 place count 35 transition count 100
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 201 place count 35 transition count 98
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 203 place count 34 transition count 97
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 205 place count 34 transition count 95
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 207 place count 33 transition count 94
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 209 place count 33 transition count 92
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 211 place count 32 transition count 91
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 213 place count 32 transition count 89
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 215 place count 31 transition count 88
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 217 place count 31 transition count 86
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 219 place count 30 transition count 85
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 221 place count 30 transition count 83
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 223 place count 29 transition count 82
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 225 place count 29 transition count 80
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 227 place count 28 transition count 79
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 229 place count 28 transition count 77
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 231 place count 27 transition count 76
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 233 place count 27 transition count 74
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 235 place count 26 transition count 73
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 237 place count 26 transition count 71
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 239 place count 25 transition count 70
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 241 place count 25 transition count 68
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 243 place count 24 transition count 67
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 245 place count 24 transition count 65
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 247 place count 23 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 249 place count 23 transition count 62
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 251 place count 22 transition count 61
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 253 place count 22 transition count 59
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 255 place count 21 transition count 58
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 257 place count 21 transition count 56
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 259 place count 20 transition count 55
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 261 place count 20 transition count 53
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 263 place count 19 transition count 52
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 265 place count 19 transition count 50
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 267 place count 18 transition count 49
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 269 place count 18 transition count 47
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 271 place count 17 transition count 46
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 273 place count 17 transition count 44
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 275 place count 16 transition count 43
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 277 place count 16 transition count 41
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 279 place count 15 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 281 place count 15 transition count 38
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 283 place count 14 transition count 37
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 285 place count 14 transition count 35
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 287 place count 13 transition count 34
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 289 place count 13 transition count 32
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 291 place count 12 transition count 31
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 293 place count 12 transition count 29
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 295 place count 11 transition count 28
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 297 place count 11 transition count 26
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 299 place count 10 transition count 25
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 301 place count 10 transition count 23
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 303 place count 9 transition count 22
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 305 place count 9 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 307 place count 8 transition count 19
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 309 place count 8 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 311 place count 7 transition count 16
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 313 place count 7 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 315 place count 6 transition count 13
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 317 place count 6 transition count 11
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 319 place count 5 transition count 10
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 321 place count 5 transition count 8
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 323 place count 4 transition count 7
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 36 with 3 rules applied. Total rules applied 326 place count 4 transition count 4
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 328 place count 3 transition count 3
Applied a total of 328 rules in 34 ms. Remains 3 /132 variables (removed 129) and now considering 3/202 (removed 199) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 34 ms. Remains : 3/132 places, 3/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 132 transition count 138
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 68 transition count 138
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 128 place count 68 transition count 134
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 136 place count 64 transition count 134
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 142 place count 58 transition count 128
Iterating global reduction 2 with 6 rules applied. Total rules applied 148 place count 58 transition count 128
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 149 place count 58 transition count 127
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 153 place count 54 transition count 123
Iterating global reduction 3 with 4 rules applied. Total rules applied 157 place count 54 transition count 123
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 160 place count 51 transition count 120
Iterating global reduction 3 with 3 rules applied. Total rules applied 163 place count 51 transition count 120
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 166 place count 48 transition count 117
Iterating global reduction 3 with 3 rules applied. Total rules applied 169 place count 48 transition count 117
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 171 place count 46 transition count 115
Iterating global reduction 3 with 2 rules applied. Total rules applied 173 place count 46 transition count 115
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 175 place count 44 transition count 113
Iterating global reduction 3 with 2 rules applied. Total rules applied 177 place count 44 transition count 113
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 178 place count 43 transition count 112
Iterating global reduction 3 with 1 rules applied. Total rules applied 179 place count 43 transition count 112
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 191 place count 37 transition count 106
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 193 place count 37 transition count 104
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 195 place count 36 transition count 103
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 197 place count 36 transition count 101
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 199 place count 35 transition count 100
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 201 place count 35 transition count 98
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 203 place count 34 transition count 97
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 205 place count 34 transition count 95
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 207 place count 33 transition count 94
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 209 place count 33 transition count 92
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 211 place count 32 transition count 91
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 213 place count 32 transition count 89
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 215 place count 31 transition count 88
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 217 place count 31 transition count 86
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 219 place count 30 transition count 85
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 221 place count 30 transition count 83
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 223 place count 29 transition count 82
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 225 place count 29 transition count 80
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 227 place count 28 transition count 79
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 229 place count 28 transition count 77
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 231 place count 27 transition count 76
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 233 place count 27 transition count 74
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 235 place count 26 transition count 73
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 237 place count 26 transition count 71
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 239 place count 25 transition count 70
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 241 place count 25 transition count 68
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 243 place count 24 transition count 67
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 245 place count 24 transition count 65
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 247 place count 23 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 249 place count 23 transition count 62
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 251 place count 22 transition count 61
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 253 place count 22 transition count 59
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 255 place count 21 transition count 58
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 257 place count 21 transition count 56
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 259 place count 20 transition count 55
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 261 place count 20 transition count 53
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 263 place count 19 transition count 52
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 265 place count 19 transition count 50
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 267 place count 18 transition count 49
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 269 place count 18 transition count 47
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 271 place count 17 transition count 46
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 273 place count 17 transition count 44
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 275 place count 16 transition count 43
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 277 place count 16 transition count 41
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 279 place count 15 transition count 40
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 281 place count 15 transition count 38
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 283 place count 14 transition count 37
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 285 place count 14 transition count 35
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 287 place count 13 transition count 34
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 289 place count 13 transition count 32
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 291 place count 12 transition count 31
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 293 place count 12 transition count 29
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 295 place count 11 transition count 28
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 297 place count 11 transition count 26
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 299 place count 10 transition count 25
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 301 place count 10 transition count 23
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 303 place count 9 transition count 22
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 305 place count 9 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 307 place count 8 transition count 19
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 309 place count 8 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 311 place count 7 transition count 16
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 313 place count 7 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 315 place count 6 transition count 13
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 317 place count 6 transition count 11
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 319 place count 5 transition count 10
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 321 place count 5 transition count 8
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 323 place count 4 transition count 7
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 36 with 3 rules applied. Total rules applied 326 place count 4 transition count 4
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 328 place count 3 transition count 3
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 38 with 1 Pre rules applied. Total rules applied 328 place count 3 transition count 2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 38 with 2 rules applied. Total rules applied 330 place count 2 transition count 2
Applied a total of 330 rules in 34 ms. Remains 2 /132 variables (removed 130) and now considering 2/202 (removed 200) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 34 ms. Remains : 2/132 places, 2/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 2 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 109 transition count 179
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 109 transition count 179
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 65 place count 90 transition count 160
Iterating global reduction 0 with 19 rules applied. Total rules applied 84 place count 90 transition count 160
Applied a total of 84 rules in 28 ms. Remains 90 /132 variables (removed 42) and now considering 160/202 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 90/132 places, 160/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Graph (trivial) has 26 edges and 132 vertex of which 6 / 132 are part of one of the 1 SCC in 3 ms
Free SCC test removed 5 places
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 0 with 8 rules applied. Total rules applied 9 place count 127 transition count 189
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 17 place count 119 transition count 189
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 41 place count 107 transition count 177
Applied a total of 41 rules in 9 ms. Remains 107 /132 variables (removed 25) and now considering 177/202 (removed 25) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 107/132 places, 177/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 177 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:46:07] [INFO ] Input system was already deterministic with 202 transitions.
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 28 ms
[2023-03-09 09:46:07] [INFO ] Flatten gal took : 18 ms
[2023-03-09 09:46:07] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 33 ms.
[2023-03-09 09:46:07] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 132 places, 202 transitions and 404 arcs took 2 ms.
Total runtime 4660 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-COL-020
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380
CTLFireability

FORMULA BART-COL-020-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-020-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678355480053

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 16 (type EXCL) for 15 BART-COL-020-CTLFireability-05
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/224 6/32 BART-COL-020-CTLFireability-05 912417 m, 182483 m/sec, 4127808 t fired, .

Time elapsed: 7 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/224 10/32 BART-COL-020-CTLFireability-05 1613617 m, 140240 m/sec, 7507475 t fired, .

Time elapsed: 12 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/224 14/32 BART-COL-020-CTLFireability-05 2400520 m, 157380 m/sec, 11383087 t fired, .

Time elapsed: 17 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/224 19/32 BART-COL-020-CTLFireability-05 3165073 m, 152910 m/sec, 15206656 t fired, .

Time elapsed: 22 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/224 23/32 BART-COL-020-CTLFireability-05 3912454 m, 149476 m/sec, 18987362 t fired, .

Time elapsed: 27 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/224 27/32 BART-COL-020-CTLFireability-05 4640806 m, 145670 m/sec, 22693818 t fired, .

Time elapsed: 32 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/224 31/32 BART-COL-020-CTLFireability-05 5355689 m, 142976 m/sec, 26365510 t fired, .

Time elapsed: 37 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for BART-COL-020-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 BART-COL-020-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for BART-COL-020-CTLFireability-15
lola: result : false
lola: markings : 261
lola: fired transitions : 266
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 BART-COL-020-CTLFireability-14
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for BART-COL-020-CTLFireability-14
lola: result : false
lola: markings : 499
lola: fired transitions : 1118
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 BART-COL-020-CTLFireability-12
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for BART-COL-020-CTLFireability-12
lola: result : true
lola: markings : 288
lola: fired transitions : 2220
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 BART-COL-020-CTLFireability-11
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for BART-COL-020-CTLFireability-11
lola: result : false
lola: markings : 275
lola: fired transitions : 417
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 BART-COL-020-CTLFireability-10
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/323 4/32 BART-COL-020-CTLFireability-10 640400 m, 128080 m/sec, 1727453 t fired, .

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/323 6/32 BART-COL-020-CTLFireability-10 1148080 m, 101536 m/sec, 3323295 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/323 8/32 BART-COL-020-CTLFireability-10 1651391 m, 100662 m/sec, 4976831 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/323 11/32 BART-COL-020-CTLFireability-10 2177476 m, 105217 m/sec, 6687126 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/323 13/32 BART-COL-020-CTLFireability-10 2694532 m, 103411 m/sec, 8376281 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/323 16/32 BART-COL-020-CTLFireability-10 3170663 m, 95226 m/sec, 9987608 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/323 18/32 BART-COL-020-CTLFireability-10 3672164 m, 100300 m/sec, 11692664 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/323 20/32 BART-COL-020-CTLFireability-10 4087500 m, 83067 m/sec, 13151267 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/323 22/32 BART-COL-020-CTLFireability-10 4498998 m, 82299 m/sec, 14639418 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/323 24/32 BART-COL-020-CTLFireability-10 4987626 m, 97725 m/sec, 16300108 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/323 26/32 BART-COL-020-CTLFireability-10 5422288 m, 86932 m/sec, 17736754 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/323 28/32 BART-COL-020-CTLFireability-10 5858257 m, 87193 m/sec, 19195538 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 65/323 30/32 BART-COL-020-CTLFireability-10 6240751 m, 76498 m/sec, 20640282 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 70/323 32/32 BART-COL-020-CTLFireability-10 6708631 m, 93576 m/sec, 22289693 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for BART-COL-020-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 BART-COL-020-CTLFireability-09
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/348 6/32 BART-COL-020-CTLFireability-09 1107491 m, 221498 m/sec, 2750274 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/348 10/32 BART-COL-020-CTLFireability-09 1961749 m, 170851 m/sec, 5165564 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/348 13/32 BART-COL-020-CTLFireability-09 2664834 m, 140617 m/sec, 7156984 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/348 17/32 BART-COL-020-CTLFireability-09 3354603 m, 137953 m/sec, 9158597 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/348 20/32 BART-COL-020-CTLFireability-09 4039858 m, 137051 m/sec, 11177072 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/348 23/32 BART-COL-020-CTLFireability-09 4669983 m, 126025 m/sec, 12994191 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/348 25/32 BART-COL-020-CTLFireability-09 5240165 m, 114036 m/sec, 14755615 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/348 29/32 BART-COL-020-CTLFireability-09 5925915 m, 137150 m/sec, 16757160 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/348 32/32 BART-COL-020-CTLFireability-09 6547180 m, 124253 m/sec, 18679896 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for BART-COL-020-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 BART-COL-020-CTLFireability-06
lola: time limit : 381 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for BART-COL-020-CTLFireability-06
lola: result : true
lola: markings : 329406
lola: fired transitions : 692462
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 13 (type EXCL) for 12 BART-COL-020-CTLFireability-04
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/429 5/32 BART-COL-020-CTLFireability-04 775911 m, 155182 m/sec, 2726164 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/429 11/32 BART-COL-020-CTLFireability-04 1639079 m, 172633 m/sec, 5906225 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/429 16/32 BART-COL-020-CTLFireability-04 2497995 m, 171783 m/sec, 9126076 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/429 21/32 BART-COL-020-CTLFireability-04 3312071 m, 162815 m/sec, 12213140 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/429 26/32 BART-COL-020-CTLFireability-04 4152368 m, 168059 m/sec, 15431318 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/429 31/32 BART-COL-020-CTLFireability-04 4974530 m, 164432 m/sec, 18598707 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for BART-COL-020-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 BART-COL-020-CTLFireability-01
lola: time limit : 485 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/485 6/32 BART-COL-020-CTLFireability-01 841227 m, 168245 m/sec, 3024079 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/485 10/32 BART-COL-020-CTLFireability-01 1697912 m, 171337 m/sec, 6155810 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/485 15/32 BART-COL-020-CTLFireability-01 2546324 m, 169682 m/sec, 9228456 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/485 20/32 BART-COL-020-CTLFireability-01 3380090 m, 166753 m/sec, 12359519 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/485 24/32 BART-COL-020-CTLFireability-01 4193207 m, 162623 m/sec, 15341866 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/485 29/32 BART-COL-020-CTLFireability-01 5008776 m, 163113 m/sec, 18341417 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for BART-COL-020-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-08: F 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 24 BART-COL-020-CTLFireability-08
lola: time limit : 560 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for BART-COL-020-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 BART-COL-020-CTLFireability-07
lola: time limit : 672 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for BART-COL-020-CTLFireability-07
lola: result : false
lola: markings : 60
lola: fired transitions : 86
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 BART-COL-020-CTLFireability-02
lola: time limit : 840 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/840 4/32 BART-COL-020-CTLFireability-02 684535 m, 136907 m/sec, 3162069 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/840 6/32 BART-COL-020-CTLFireability-02 1258514 m, 114795 m/sec, 6016787 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/840 9/32 BART-COL-020-CTLFireability-02 1833698 m, 115036 m/sec, 8882986 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/840 11/32 BART-COL-020-CTLFireability-02 2331252 m, 99510 m/sec, 11490523 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/840 14/32 BART-COL-020-CTLFireability-02 2837914 m, 101332 m/sec, 14084606 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/840 16/32 BART-COL-020-CTLFireability-02 3304179 m, 93253 m/sec, 16480591 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/840 18/32 BART-COL-020-CTLFireability-02 3793998 m, 97963 m/sec, 19040122 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/840 20/32 BART-COL-020-CTLFireability-02 4275262 m, 96252 m/sec, 21573459 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/840 22/32 BART-COL-020-CTLFireability-02 4739162 m, 92780 m/sec, 24006978 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/840 24/32 BART-COL-020-CTLFireability-02 5213907 m, 94949 m/sec, 26446552 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/840 26/32 BART-COL-020-CTLFireability-02 5670170 m, 91252 m/sec, 28814759 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/840 28/32 BART-COL-020-CTLFireability-02 6096348 m, 85235 m/sec, 31068965 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/840 30/32 BART-COL-020-CTLFireability-02 6541924 m, 89115 m/sec, 33371115 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/840 32/32 BART-COL-020-CTLFireability-02 6977159 m, 87047 m/sec, 35670112 t fired, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for BART-COL-020-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-020-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-COL-020-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 BART-COL-020-CTLFireability-00
lola: time limit : 1096 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for BART-COL-020-CTLFireability-00
lola: result : false
lola: markings : 13
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 BART-COL-020-CTLFireability-13
lola: time limit : 1644 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for BART-COL-020-CTLFireability-13
lola: result : true
lola: markings : 162
lola: fired transitions : 182
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 BART-COL-020-CTLFireability-03
lola: time limit : 3288 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for BART-COL-020-CTLFireability-03
lola: result : true
lola: markings : 41
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-020-CTLFireability-00: CTL false CTL model checker
BART-COL-020-CTLFireability-01: CTL unknown AGGR
BART-COL-020-CTLFireability-02: CTL unknown AGGR
BART-COL-020-CTLFireability-03: CTL true CTL model checker
BART-COL-020-CTLFireability-04: CTL unknown AGGR
BART-COL-020-CTLFireability-05: CTL unknown AGGR
BART-COL-020-CTLFireability-06: CTL true CTL model checker
BART-COL-020-CTLFireability-07: CTL false CTL model checker
BART-COL-020-CTLFireability-08: F true state space / EG
BART-COL-020-CTLFireability-09: CTL unknown AGGR
BART-COL-020-CTLFireability-10: CTL unknown AGGR
BART-COL-020-CTLFireability-11: CTL false CTL model checker
BART-COL-020-CTLFireability-12: CTL true CTL model checker
BART-COL-020-CTLFireability-13: CTL true CTL model checker
BART-COL-020-CTLFireability-14: CTL false CTL model checker
BART-COL-020-CTLFireability-15: CTL false CTL model checker


Time elapsed: 312 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-020"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-COL-020, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595900714"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-020.tgz
mv BART-COL-020 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;