About the Execution of LoLa+red for BART-COL-005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4674.439 | 664587.00 | 659800.00 | 614.40 | FFT????TFTT?T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595900698.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-COL-005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595900698
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 720K
-rw-r--r-- 1 mcc users 6.5K Feb 26 04:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 04:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 03:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 03:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 04:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Feb 26 04:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 04:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 105K Feb 26 04:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 186K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-005-CTLFireability-00
FORMULA_NAME BART-COL-005-CTLFireability-01
FORMULA_NAME BART-COL-005-CTLFireability-02
FORMULA_NAME BART-COL-005-CTLFireability-03
FORMULA_NAME BART-COL-005-CTLFireability-04
FORMULA_NAME BART-COL-005-CTLFireability-05
FORMULA_NAME BART-COL-005-CTLFireability-06
FORMULA_NAME BART-COL-005-CTLFireability-07
FORMULA_NAME BART-COL-005-CTLFireability-08
FORMULA_NAME BART-COL-005-CTLFireability-09
FORMULA_NAME BART-COL-005-CTLFireability-10
FORMULA_NAME BART-COL-005-CTLFireability-11
FORMULA_NAME BART-COL-005-CTLFireability-12
FORMULA_NAME BART-COL-005-CTLFireability-13
FORMULA_NAME BART-COL-005-CTLFireability-14
FORMULA_NAME BART-COL-005-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678354704257
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-COL-005
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:38:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 09:38:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:38:26] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-09 09:38:27] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-09 09:38:27] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 636 ms
[2023-03-09 09:38:27] [INFO ] Detected 3 constant HL places corresponding to 10373 PT places.
[2023-03-09 09:38:27] [INFO ] Imported 4 HL places and 7 HL transitions for a total of 11603 PT places and 7.03614756E9 transition bindings in 97 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
[2023-03-09 09:38:27] [INFO ] Built PT skeleton of HLPN with 4 places and 7 transitions 26 arcs in 4 ms.
[2023-03-09 09:38:27] [INFO ] Skeletonized 1 HLPN properties in 1 ms. Removed 15 properties that had guard overlaps.
Computed a total of 4 stabilizing places and 2 stable transitions
All 16 properties of the HLPN use transition enablings in a way that makes the skeleton too coarse.
Domain [distance(41), speed(6), distance(41)] of place NewDistTable breaks symmetries in sort distance
Arc [0:1*[$db, (MOD (ADD $tsp 1) 6), $da2]] contains successor/predecessor on variables of sort speed
Symmetric sort wr.t. initial and guards and successors and join/free detected :trainid
Symmetric sort wr.t. initial detected :trainid
Symmetric sort wr.t. initial and guards detected :trainid
Applying symmetric unfolding of full symmetric sort :trainid domain size was 5
[2023-03-09 09:38:27] [INFO ] Unfolded HLPN to a Petri net with 10619 places and 323 transitions 601 arcs in 139 ms.
[2023-03-09 09:38:27] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
[2023-03-09 09:38:27] [INFO ] Reduced 35 identical enabling conditions.
Deduced a syphon composed of 10215 places in 2 ms
Reduce places removed 10487 places and 121 transitions.
Support contains 132 out of 132 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 5 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
// Phase 1: matrix 202 rows 132 cols
[2023-03-09 09:38:27] [INFO ] Computed 1 place invariants in 8 ms
[2023-03-09 09:38:28] [INFO ] Implicit Places using invariants in 262 ms returned []
[2023-03-09 09:38:28] [INFO ] Invariant cache hit.
[2023-03-09 09:38:28] [INFO ] Implicit Places using invariants and state equation in 240 ms returned []
Implicit Place search using SMT with State Equation took 530 ms to find 0 implicit places.
[2023-03-09 09:38:28] [INFO ] Invariant cache hit.
[2023-03-09 09:38:29] [INFO ] Dead Transitions using invariants and state equation in 664 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1204 ms. Remains : 132/132 places, 202/202 transitions.
Support contains 132 out of 132 places after structural reductions.
[2023-03-09 09:38:29] [INFO ] Flatten gal took : 43 ms
[2023-03-09 09:38:29] [INFO ] Flatten gal took : 26 ms
[2023-03-09 09:38:29] [INFO ] Input system was already deterministic with 202 transitions.
Finished random walk after 1092 steps, including 0 resets, run visited all 22 properties in 47 ms. (steps per millisecond=23 )
[2023-03-09 09:38:29] [INFO ] Flatten gal took : 23 ms
[2023-03-09 09:38:29] [INFO ] Flatten gal took : 25 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 109 transition count 179
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 109 transition count 179
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 65 place count 90 transition count 160
Iterating global reduction 0 with 19 rules applied. Total rules applied 84 place count 90 transition count 160
Applied a total of 84 rules in 21 ms. Remains 90 /132 variables (removed 42) and now considering 160/202 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 90/132 places, 160/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 30 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 109 transition count 179
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 109 transition count 179
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 65 place count 90 transition count 160
Iterating global reduction 0 with 19 rules applied. Total rules applied 84 place count 90 transition count 160
Applied a total of 84 rules in 18 ms. Remains 90 /132 variables (removed 42) and now considering 160/202 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 90/132 places, 160/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 21 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 8 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 10 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 11 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 19 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 132 transition count 199
Reduce places removed 3 places and 0 transitions.
Performed 26 Post agglomeration using F-continuation condition.Transition count delta: 26
Iterating post reduction 1 with 29 rules applied. Total rules applied 32 place count 129 transition count 173
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 2 with 26 rules applied. Total rules applied 58 place count 103 transition count 173
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 59 place count 102 transition count 172
Iterating global reduction 3 with 1 rules applied. Total rules applied 60 place count 102 transition count 172
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 68 place count 98 transition count 168
Applied a total of 68 rules in 31 ms. Remains 98 /132 variables (removed 34) and now considering 168/202 (removed 34) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 98/132 places, 168/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 24 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 132 transition count 199
Reduce places removed 3 places and 0 transitions.
Performed 27 Post agglomeration using F-continuation condition.Transition count delta: 27
Iterating post reduction 1 with 30 rules applied. Total rules applied 33 place count 129 transition count 172
Reduce places removed 27 places and 0 transitions.
Iterating post reduction 2 with 27 rules applied. Total rules applied 60 place count 102 transition count 172
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 61 place count 101 transition count 171
Iterating global reduction 3 with 1 rules applied. Total rules applied 62 place count 101 transition count 171
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 70 place count 97 transition count 167
Applied a total of 70 rules in 22 ms. Remains 97 /132 variables (removed 35) and now considering 167/202 (removed 35) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 97/132 places, 167/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 167 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 8 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 132 transition count 201
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 131 transition count 201
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 10 place count 127 transition count 197
Applied a total of 10 rules in 5 ms. Remains 127 /132 variables (removed 5) and now considering 197/202 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 127/132 places, 197/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 100 transition count 170
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 100 transition count 170
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 91 place count 73 transition count 143
Iterating global reduction 0 with 27 rules applied. Total rules applied 118 place count 73 transition count 143
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 122 place count 69 transition count 139
Iterating global reduction 0 with 4 rules applied. Total rules applied 126 place count 69 transition count 139
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 129 place count 66 transition count 136
Iterating global reduction 0 with 3 rules applied. Total rules applied 132 place count 66 transition count 136
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 135 place count 63 transition count 133
Iterating global reduction 0 with 3 rules applied. Total rules applied 138 place count 63 transition count 133
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 141 place count 60 transition count 130
Iterating global reduction 0 with 3 rules applied. Total rules applied 144 place count 60 transition count 130
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 147 place count 57 transition count 127
Iterating global reduction 0 with 3 rules applied. Total rules applied 150 place count 57 transition count 127
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 153 place count 54 transition count 124
Iterating global reduction 0 with 3 rules applied. Total rules applied 156 place count 54 transition count 124
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 158 place count 52 transition count 122
Iterating global reduction 0 with 2 rules applied. Total rules applied 160 place count 52 transition count 122
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 162 place count 50 transition count 120
Iterating global reduction 0 with 2 rules applied. Total rules applied 164 place count 50 transition count 120
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 165 place count 49 transition count 119
Iterating global reduction 0 with 1 rules applied. Total rules applied 166 place count 49 transition count 119
Applied a total of 166 rules in 25 ms. Remains 49 /132 variables (removed 83) and now considering 119/202 (removed 83) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 49/132 places, 119/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 3 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 3 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 119 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Applied a total of 0 rules in 1 ms. Remains 132 /132 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 132/132 places, 202/202 transitions.
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:38:30] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:38:31] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 202/202 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 132 transition count 200
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 130 transition count 200
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 12 place count 126 transition count 196
Applied a total of 12 rules in 16 ms. Remains 126 /132 variables (removed 6) and now considering 196/202 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 126/132 places, 196/202 transitions.
[2023-03-09 09:38:31] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:38:31] [INFO ] Flatten gal took : 4 ms
[2023-03-09 09:38:31] [INFO ] Input system was already deterministic with 196 transitions.
[2023-03-09 09:38:31] [INFO ] Flatten gal took : 18 ms
[2023-03-09 09:38:31] [INFO ] Flatten gal took : 19 ms
[2023-03-09 09:38:31] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 30 ms.
[2023-03-09 09:38:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 132 places, 202 transitions and 404 arcs took 1 ms.
Total runtime 4751 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-COL-005
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability
FORMULA BART-COL-005-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678355368844
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 6 BART-COL-005-CTLFireability-02
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for BART-COL-005-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 24 (type EXCL) for 23 BART-COL-005-CTLFireability-05
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/211 4/32 BART-COL-005-CTLFireability-05 697880 m, 139576 m/sec, 2789187 t fired, .
Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/211 7/32 BART-COL-005-CTLFireability-05 1327555 m, 125935 m/sec, 5610157 t fired, .
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/211 10/32 BART-COL-005-CTLFireability-05 1983605 m, 131210 m/sec, 8615439 t fired, .
Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/211 13/32 BART-COL-005-CTLFireability-05 2605881 m, 124455 m/sec, 11510120 t fired, .
Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/211 16/32 BART-COL-005-CTLFireability-05 3205981 m, 120020 m/sec, 14305163 t fired, .
Time elapsed: 26 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/211 19/32 BART-COL-005-CTLFireability-05 3804341 m, 119672 m/sec, 17076166 t fired, .
Time elapsed: 31 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/211 21/32 BART-COL-005-CTLFireability-05 4353814 m, 109894 m/sec, 19643991 t fired, .
Time elapsed: 36 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/211 24/32 BART-COL-005-CTLFireability-05 4936415 m, 116520 m/sec, 22351406 t fired, .
Time elapsed: 41 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/211 27/32 BART-COL-005-CTLFireability-05 5538605 m, 120438 m/sec, 25054302 t fired, .
Time elapsed: 46 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/211 29/32 BART-COL-005-CTLFireability-05 6092337 m, 110746 m/sec, 27732106 t fired, .
Time elapsed: 51 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 55/211 32/32 BART-COL-005-CTLFireability-05 6669764 m, 115485 m/sec, 30378696 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for BART-COL-005-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 BART-COL-005-CTLFireability-14
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/221 3/32 BART-COL-005-CTLFireability-14 516838 m, 103367 m/sec, 3092365 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/221 5/32 BART-COL-005-CTLFireability-14 974746 m, 91581 m/sec, 5837641 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/221 7/32 BART-COL-005-CTLFireability-14 1406910 m, 86432 m/sec, 8412218 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/221 9/32 BART-COL-005-CTLFireability-14 1826609 m, 83939 m/sec, 10974411 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/221 11/32 BART-COL-005-CTLFireability-14 2227947 m, 80267 m/sec, 13384995 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/221 13/32 BART-COL-005-CTLFireability-14 2633529 m, 81116 m/sec, 15794693 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 36/221 15/32 BART-COL-005-CTLFireability-14 3011137 m, 75521 m/sec, 18052806 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 41/221 17/32 BART-COL-005-CTLFireability-14 3382657 m, 74304 m/sec, 20290956 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 46/221 18/32 BART-COL-005-CTLFireability-14 3746795 m, 72827 m/sec, 22488733 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 51/221 20/32 BART-COL-005-CTLFireability-14 4102763 m, 71193 m/sec, 24612986 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 56/221 22/32 BART-COL-005-CTLFireability-14 4448431 m, 69133 m/sec, 26728167 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 61/221 23/32 BART-COL-005-CTLFireability-14 4801947 m, 70703 m/sec, 28871795 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 66/221 25/32 BART-COL-005-CTLFireability-14 5136280 m, 66866 m/sec, 30902688 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 71/221 26/32 BART-COL-005-CTLFireability-14 5462661 m, 65276 m/sec, 32924777 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 76/221 28/32 BART-COL-005-CTLFireability-14 5783998 m, 64267 m/sec, 34941478 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 81/221 29/32 BART-COL-005-CTLFireability-14 6105800 m, 64360 m/sec, 36969498 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 86/221 31/32 BART-COL-005-CTLFireability-14 6426254 m, 64090 m/sec, 38977273 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 91/221 32/32 BART-COL-005-CTLFireability-14 6736575 m, 62064 m/sec, 40926469 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for BART-COL-005-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 BART-COL-005-CTLFireability-13
lola: time limit : 229 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/229 5/32 BART-COL-005-CTLFireability-13 860489 m, 172097 m/sec, 3451408 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/229 8/32 BART-COL-005-CTLFireability-13 1584698 m, 144841 m/sec, 6437150 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/229 11/32 BART-COL-005-CTLFireability-13 2285492 m, 140158 m/sec, 9364107 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/229 14/32 BART-COL-005-CTLFireability-13 2926281 m, 128157 m/sec, 12117017 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/229 17/32 BART-COL-005-CTLFireability-13 3521624 m, 119068 m/sec, 14741421 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/229 20/32 BART-COL-005-CTLFireability-13 4086993 m, 113073 m/sec, 17288019 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/229 22/32 BART-COL-005-CTLFireability-13 4655488 m, 113699 m/sec, 19788892 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/229 25/32 BART-COL-005-CTLFireability-13 5184345 m, 105771 m/sec, 22196446 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/229 27/32 BART-COL-005-CTLFireability-13 5692428 m, 101616 m/sec, 24511464 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/229 29/32 BART-COL-005-CTLFireability-13 6210101 m, 103534 m/sec, 26673420 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/229 31/32 BART-COL-005-CTLFireability-13 6712204 m, 100420 m/sec, 28907886 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for BART-COL-005-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 BART-COL-005-CTLFireability-12
lola: time limit : 241 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for BART-COL-005-CTLFireability-12
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 BART-COL-005-CTLFireability-10
lola: time limit : 260 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for BART-COL-005-CTLFireability-10
lola: result : true
lola: markings : 153
lola: fired transitions : 307
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 BART-COL-005-CTLFireability-09
lola: time limit : 281 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for BART-COL-005-CTLFireability-09
lola: result : true
lola: markings : 66
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 BART-COL-005-CTLFireability-07
lola: time limit : 307 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for BART-COL-005-CTLFireability-07
lola: result : true
lola: markings : 74
lola: fired transitions : 199
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 BART-COL-005-CTLFireability-04
lola: time limit : 338 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/338 2/32 BART-COL-005-CTLFireability-04 397552 m, 79510 m/sec, 2666643 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/338 4/32 BART-COL-005-CTLFireability-04 779842 m, 76458 m/sec, 5354599 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/338 6/32 BART-COL-005-CTLFireability-04 1150081 m, 74047 m/sec, 7932273 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/338 8/32 BART-COL-005-CTLFireability-04 1516169 m, 73217 m/sec, 10459477 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/338 10/32 BART-COL-005-CTLFireability-04 1876404 m, 72047 m/sec, 13065973 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/338 11/32 BART-COL-005-CTLFireability-04 2230673 m, 70853 m/sec, 15557100 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/338 13/32 BART-COL-005-CTLFireability-04 2575674 m, 69000 m/sec, 17987510 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/338 15/32 BART-COL-005-CTLFireability-04 2927050 m, 70275 m/sec, 20452882 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/338 16/32 BART-COL-005-CTLFireability-04 3258980 m, 66386 m/sec, 22821306 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/338 18/32 BART-COL-005-CTLFireability-04 3589112 m, 66026 m/sec, 25203752 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 55/338 19/32 BART-COL-005-CTLFireability-04 3913264 m, 64830 m/sec, 27497801 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 60/338 21/32 BART-COL-005-CTLFireability-04 4230180 m, 63383 m/sec, 29797746 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/338 22/32 BART-COL-005-CTLFireability-04 4538053 m, 61574 m/sec, 32049917 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 70/338 24/32 BART-COL-005-CTLFireability-04 4857009 m, 63791 m/sec, 34353409 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 75/338 25/32 BART-COL-005-CTLFireability-04 5144424 m, 57483 m/sec, 36473295 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 80/338 26/32 BART-COL-005-CTLFireability-04 5426684 m, 56452 m/sec, 38622764 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 85/338 27/32 BART-COL-005-CTLFireability-04 5698914 m, 54446 m/sec, 40748777 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 90/338 29/32 BART-COL-005-CTLFireability-04 5969027 m, 54022 m/sec, 42865841 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 95/338 30/32 BART-COL-005-CTLFireability-04 6249040 m, 56002 m/sec, 44972604 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 100/338 31/32 BART-COL-005-CTLFireability-04 6502071 m, 50606 m/sec, 46883379 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 105/338 32/32 BART-COL-005-CTLFireability-04 6775282 m, 54642 m/sec, 48942348 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for BART-COL-005-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 17 BART-COL-005-CTLFireability-03
lola: time limit : 363 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/363 3/32 BART-COL-005-CTLFireability-03 604855 m, 120971 m/sec, 3016435 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/363 6/32 BART-COL-005-CTLFireability-03 1215793 m, 122187 m/sec, 5973024 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/363 9/32 BART-COL-005-CTLFireability-03 1810172 m, 118875 m/sec, 8666168 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/363 12/32 BART-COL-005-CTLFireability-03 2344940 m, 106953 m/sec, 11197416 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/363 14/32 BART-COL-005-CTLFireability-03 2855373 m, 102086 m/sec, 13642150 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/363 16/32 BART-COL-005-CTLFireability-03 3367004 m, 102326 m/sec, 16004353 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/363 19/32 BART-COL-005-CTLFireability-03 3866013 m, 99801 m/sec, 18326252 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/363 21/32 BART-COL-005-CTLFireability-03 4361240 m, 99045 m/sec, 20634265 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 45/363 23/32 BART-COL-005-CTLFireability-03 4831772 m, 94106 m/sec, 22832354 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 50/363 25/32 BART-COL-005-CTLFireability-03 5300633 m, 93772 m/sec, 25043910 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 55/363 28/32 BART-COL-005-CTLFireability-03 5761533 m, 92180 m/sec, 27233512 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 60/363 30/32 BART-COL-005-CTLFireability-03 6214037 m, 90500 m/sec, 29387284 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 65/363 32/32 BART-COL-005-CTLFireability-03 6658525 m, 88897 m/sec, 31499858 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for BART-COL-005-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 6 BART-COL-005-CTLFireability-02
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for BART-COL-005-CTLFireability-02
lola: result : false
lola: markings : 37
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 BART-COL-005-CTLFireability-02
lola: time limit : 457 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for BART-COL-005-CTLFireability-02
lola: result : true
lola: markings : 595
lola: fired transitions : 867
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 BART-COL-005-CTLFireability-01
lola: time limit : 533 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for BART-COL-005-CTLFireability-01
lola: result : false
lola: markings : 296
lola: fired transitions : 394
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BART-COL-005-CTLFireability-00
lola: time limit : 640 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for BART-COL-005-CTLFireability-00
lola: result : false
lola: markings : 77
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 BART-COL-005-CTLFireability-08
lola: time limit : 800 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 EFEG EXCL 5/800 7/32 BART-COL-005-CTLFireability-08 1792231 m, 358446 m/sec, 3196541 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: EFEG 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 EFEG EXCL 10/800 11/32 BART-COL-005-CTLFireability-08 2769495 m, 195452 m/sec, 6046148 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 33 (type EXCL) for BART-COL-005-CTLFireability-08
lola: result : false
lola: markings : 3060816
lola: fired transitions : 6874560
lola: time used : 12.000000
lola: memory pages used : 12
lola: LAUNCH task # 27 (type EXCL) for 26 BART-COL-005-CTLFireability-06
lola: time limit : 1063 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 3/1063 2/32 BART-COL-005-CTLFireability-06 431492 m, 86298 m/sec, 2587871 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 8/1063 5/32 BART-COL-005-CTLFireability-06 948875 m, 103476 m/sec, 5833247 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 13/1063 7/32 BART-COL-005-CTLFireability-06 1400711 m, 90367 m/sec, 8703075 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 18/1063 8/32 BART-COL-005-CTLFireability-06 1791747 m, 78207 m/sec, 11239909 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 23/1063 10/32 BART-COL-005-CTLFireability-06 2159571 m, 73564 m/sec, 13620200 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 28/1063 12/32 BART-COL-005-CTLFireability-06 2502304 m, 68546 m/sec, 15848830 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 33/1063 13/32 BART-COL-005-CTLFireability-06 2862197 m, 71978 m/sec, 18218477 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 38/1063 15/32 BART-COL-005-CTLFireability-06 3209317 m, 69424 m/sec, 20495368 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 43/1063 16/32 BART-COL-005-CTLFireability-06 3582228 m, 74582 m/sec, 22978477 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 48/1063 18/32 BART-COL-005-CTLFireability-06 3971475 m, 77849 m/sec, 25538273 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 53/1063 20/32 BART-COL-005-CTLFireability-06 4335447 m, 72794 m/sec, 27988509 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 58/1063 21/32 BART-COL-005-CTLFireability-06 4698880 m, 72686 m/sec, 30418571 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 63/1063 23/32 BART-COL-005-CTLFireability-06 5027400 m, 65704 m/sec, 32581808 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 68/1063 24/32 BART-COL-005-CTLFireability-06 5309290 m, 56378 m/sec, 34481102 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 73/1063 25/32 BART-COL-005-CTLFireability-06 5588974 m, 55936 m/sec, 36370103 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 78/1063 26/32 BART-COL-005-CTLFireability-06 5865933 m, 55391 m/sec, 38241888 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 83/1063 28/32 BART-COL-005-CTLFireability-06 6144081 m, 55629 m/sec, 40085757 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 88/1063 29/32 BART-COL-005-CTLFireability-06 6421835 m, 55550 m/sec, 41953360 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 93/1063 30/32 BART-COL-005-CTLFireability-06 6698700 m, 55373 m/sec, 43829363 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 98/1063 31/32 BART-COL-005-CTLFireability-06 6971756 m, 54611 m/sec, 45684917 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 103/1063 32/32 BART-COL-005-CTLFireability-06 7240885 m, 53825 m/sec, 47502076 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for BART-COL-005-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 BART-COL-005-CTLFireability-15
lola: time limit : 1541 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/1541 4/32 BART-COL-005-CTLFireability-15 686789 m, 137357 m/sec, 3432904 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/1541 7/32 BART-COL-005-CTLFireability-15 1292386 m, 121119 m/sec, 6585355 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/1541 9/32 BART-COL-005-CTLFireability-15 1861714 m, 113865 m/sec, 9574172 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/1541 12/32 BART-COL-005-CTLFireability-15 2404829 m, 108623 m/sec, 12427139 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/1541 14/32 BART-COL-005-CTLFireability-15 2891324 m, 97299 m/sec, 15004029 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/1541 16/32 BART-COL-005-CTLFireability-15 3365006 m, 94736 m/sec, 17547255 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 35/1541 18/32 BART-COL-005-CTLFireability-15 3810028 m, 89004 m/sec, 19935313 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 40/1541 20/32 BART-COL-005-CTLFireability-15 4232223 m, 84439 m/sec, 22196575 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 45/1541 22/32 BART-COL-005-CTLFireability-15 4635920 m, 80739 m/sec, 24363335 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 50/1541 24/32 BART-COL-005-CTLFireability-15 5032291 m, 79274 m/sec, 26510727 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 55/1541 26/32 BART-COL-005-CTLFireability-15 5409857 m, 75513 m/sec, 28551310 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 60/1541 27/32 BART-COL-005-CTLFireability-15 5761444 m, 70317 m/sec, 30465193 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 65/1541 29/32 BART-COL-005-CTLFireability-15 6111532 m, 70017 m/sec, 32352291 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 70/1541 30/32 BART-COL-005-CTLFireability-15 6488638 m, 75421 m/sec, 34385822 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 75/1541 32/32 BART-COL-005-CTLFireability-15 6847077 m, 71687 m/sec, 36309245 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for BART-COL-005-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 BART-COL-005-CTLFireability-11
lola: time limit : 3003 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/3003 5/32 BART-COL-005-CTLFireability-11 906775 m, 181355 m/sec, 3208116 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/3003 8/32 BART-COL-005-CTLFireability-11 1704792 m, 159603 m/sec, 6218390 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/3003 12/32 BART-COL-005-CTLFireability-11 2519533 m, 162948 m/sec, 9170469 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/3003 15/32 BART-COL-005-CTLFireability-11 3277960 m, 151685 m/sec, 11996570 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/3003 18/32 BART-COL-005-CTLFireability-11 3968622 m, 138132 m/sec, 14558043 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/3003 21/32 BART-COL-005-CTLFireability-11 4585558 m, 123387 m/sec, 16890998 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/3003 23/32 BART-COL-005-CTLFireability-11 5143578 m, 111604 m/sec, 19040586 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/3003 25/32 BART-COL-005-CTLFireability-11 5626946 m, 96673 m/sec, 21140585 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/3003 27/32 BART-COL-005-CTLFireability-11 6071916 m, 88994 m/sec, 24385307 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/3003 29/32 BART-COL-005-CTLFireability-11 6434635 m, 72543 m/sec, 27350174 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/3003 31/32 BART-COL-005-CTLFireability-11 6819855 m, 77044 m/sec, 30396608 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for BART-COL-005-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL false CTL model checker
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ true CTL model checker
BART-COL-005-CTLFireability-03: CTL unknown AGGR
BART-COL-005-CTLFireability-04: CTL unknown AGGR
BART-COL-005-CTLFireability-05: CTL unknown AGGR
BART-COL-005-CTLFireability-06: CTL unknown AGGR
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: EFEG false state space /EFEG
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL true CTL model checker
BART-COL-005-CTLFireability-11: CTL unknown AGGR
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
BART-COL-005-CTLFireability-13: CTL unknown AGGR
BART-COL-005-CTLFireability-14: CTL unknown AGGR
BART-COL-005-CTLFireability-15: CTL unknown AGGR
Time elapsed: 657 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-COL-005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595900698"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-005.tgz
mv BART-COL-005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;