fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r007-oct2-167813595800626
Last Updated
May 14, 2023

About the Execution of LoLa+red for AutonomousCar-PT-07a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3023.128 403849.00 427612.00 52.60 ??TFFTT??F?TTFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595800626.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AutonomousCar-PT-07a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595800626
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 712K
-rw-r--r-- 1 mcc users 6.0K Feb 25 12:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 12:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 12:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 12:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 12:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 165K Feb 25 12:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 12:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 12:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 276K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-00
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-01
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-02
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-03
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-04
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-05
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-06
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-07
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-08
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-09
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-10
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-11
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-12
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-13
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-14
FORMULA_NAME AutonomousCar-PT-07a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678351975441

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AutonomousCar-PT-07a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 08:52:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 08:52:58] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 08:52:58] [INFO ] Load time of PNML (sax parser for PT used): 98 ms
[2023-03-09 08:52:58] [INFO ] Transformed 73 places.
[2023-03-09 08:52:58] [INFO ] Transformed 593 transitions.
[2023-03-09 08:52:58] [INFO ] Found NUPN structural information;
[2023-03-09 08:52:58] [INFO ] Parsed PT model containing 73 places and 593 transitions and 5357 arcs in 181 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Ensure Unique test removed 213 transitions
Reduce redundant transitions removed 213 transitions.
Support contains 51 out of 73 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 380/380 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 72 transition count 379
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 72 transition count 379
Applied a total of 2 rules in 18 ms. Remains 72 /73 variables (removed 1) and now considering 379/380 (removed 1) transitions.
// Phase 1: matrix 379 rows 72 cols
[2023-03-09 08:52:58] [INFO ] Computed 11 place invariants in 12 ms
[2023-03-09 08:52:58] [INFO ] Implicit Places using invariants in 550 ms returned []
[2023-03-09 08:52:58] [INFO ] Invariant cache hit.
[2023-03-09 08:52:59] [INFO ] State equation strengthened by 199 read => feed constraints.
[2023-03-09 08:52:59] [INFO ] Implicit Places using invariants and state equation in 661 ms returned [68, 70]
Discarding 2 places :
Implicit Place search using SMT with State Equation took 1259 ms to find 2 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/73 places, 379/380 transitions.
Applied a total of 0 rules in 3 ms. Remains 70 /70 variables (removed 0) and now considering 379/379 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1280 ms. Remains : 70/73 places, 379/380 transitions.
Support contains 51 out of 70 places after structural reductions.
[2023-03-09 08:52:59] [INFO ] Flatten gal took : 131 ms
[2023-03-09 08:53:00] [INFO ] Flatten gal took : 66 ms
[2023-03-09 08:53:00] [INFO ] Input system was already deterministic with 379 transitions.
Incomplete random walk after 10000 steps, including 560 resets, run finished after 509 ms. (steps per millisecond=19 ) properties (out of 69) seen :36
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :2
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :3
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :2
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Running SMT prover for 24 properties.
// Phase 1: matrix 379 rows 70 cols
[2023-03-09 08:53:00] [INFO ] Computed 9 place invariants in 4 ms
[2023-03-09 08:53:01] [INFO ] [Real]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:53:02] [INFO ] After 972ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:20
[2023-03-09 08:53:02] [INFO ] [Nat]Absence check using 9 positive place invariants in 3 ms returned sat
[2023-03-09 08:53:03] [INFO ] After 1116ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :20
[2023-03-09 08:53:03] [INFO ] State equation strengthened by 199 read => feed constraints.
[2023-03-09 08:53:04] [INFO ] After 1113ms SMT Verify possible using 199 Read/Feed constraints in natural domain returned unsat :4 sat :20
[2023-03-09 08:53:06] [INFO ] After 2513ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :20
Attempting to minimize the solution found.
Minimization took 906 ms.
[2023-03-09 08:53:06] [INFO ] After 4843ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :20
Fused 24 Parikh solutions to 20 different solutions.
Parikh walk visited 0 properties in 223 ms.
Support contains 34 out of 70 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 70/70 places, 379/379 transitions.
Graph (complete) has 670 edges and 70 vertex of which 69 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.4 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 69 transition count 374
Reduce places removed 1 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 4 rules applied. Total rules applied 9 place count 68 transition count 371
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 12 place count 65 transition count 371
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 12 place count 65 transition count 368
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 18 place count 62 transition count 368
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 21 place count 59 transition count 351
Iterating global reduction 3 with 3 rules applied. Total rules applied 24 place count 59 transition count 351
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 26 place count 58 transition count 350
Free-agglomeration rule applied 3 times.
Iterating global reduction 3 with 3 rules applied. Total rules applied 29 place count 58 transition count 347
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 3 with 10 rules applied. Total rules applied 39 place count 55 transition count 340
Applied a total of 39 rules in 101 ms. Remains 55 /70 variables (removed 15) and now considering 340/379 (removed 39) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 102 ms. Remains : 55/70 places, 340/379 transitions.
Incomplete random walk after 10000 steps, including 368 resets, run finished after 225 ms. (steps per millisecond=44 ) properties (out of 20) seen :5
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :3
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 340 rows 55 cols
[2023-03-09 08:53:07] [INFO ] Computed 11 place invariants in 12 ms
[2023-03-09 08:53:07] [INFO ] [Real]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-03-09 08:53:08] [INFO ] After 499ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-09 08:53:08] [INFO ] [Nat]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-03-09 08:53:09] [INFO ] After 687ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-09 08:53:09] [INFO ] State equation strengthened by 176 read => feed constraints.
[2023-03-09 08:53:09] [INFO ] After 431ms SMT Verify possible using 176 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-09 08:53:10] [INFO ] After 1298ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 424 ms.
[2023-03-09 08:53:10] [INFO ] After 2683ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 0 properties in 142 ms.
Support contains 16 out of 55 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 55/55 places, 340/340 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 53 transition count 338
Free-agglomeration rule applied 3 times.
Iterating global reduction 0 with 3 rules applied. Total rules applied 7 place count 53 transition count 335
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 17 place count 50 transition count 328
Applied a total of 17 rules in 56 ms. Remains 50 /55 variables (removed 5) and now considering 328/340 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56 ms. Remains : 50/55 places, 328/340 transitions.
Incomplete random walk after 10000 steps, including 157 resets, run finished after 178 ms. (steps per millisecond=56 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 47 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 40 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 45 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 42 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 54 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
// Phase 1: matrix 328 rows 50 cols
[2023-03-09 08:53:11] [INFO ] Computed 11 place invariants in 2 ms
[2023-03-09 08:53:11] [INFO ] [Real]Absence check using 11 positive place invariants in 64 ms returned sat
[2023-03-09 08:53:11] [INFO ] After 496ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-09 08:53:12] [INFO ] [Nat]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-03-09 08:53:12] [INFO ] After 433ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-09 08:53:12] [INFO ] State equation strengthened by 169 read => feed constraints.
[2023-03-09 08:53:12] [INFO ] After 316ms SMT Verify possible using 169 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-09 08:53:13] [INFO ] After 636ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 261 ms.
[2023-03-09 08:53:13] [INFO ] After 1447ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 37 ms.
Support contains 12 out of 50 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 50/50 places, 328/328 transitions.
Free-agglomeration rule applied 3 times.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 50 transition count 325
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 0 with 24 rules applied. Total rules applied 27 place count 47 transition count 304
Applied a total of 27 rules in 37 ms. Remains 47 /50 variables (removed 3) and now considering 304/328 (removed 24) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 37 ms. Remains : 47/50 places, 304/328 transitions.
Incomplete random walk after 10000 steps, including 16 resets, run finished after 178 ms. (steps per millisecond=56 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 26 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 7) seen :2
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 48 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 52 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 304 rows 47 cols
[2023-03-09 08:53:13] [INFO ] Computed 11 place invariants in 2 ms
[2023-03-09 08:53:13] [INFO ] [Real]Absence check using 11 positive place invariants in 2 ms returned sat
[2023-03-09 08:53:14] [INFO ] After 284ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-09 08:53:14] [INFO ] [Nat]Absence check using 11 positive place invariants in 2 ms returned sat
[2023-03-09 08:53:14] [INFO ] After 294ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-09 08:53:14] [INFO ] State equation strengthened by 148 read => feed constraints.
[2023-03-09 08:53:14] [INFO ] After 268ms SMT Verify possible using 148 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-09 08:53:15] [INFO ] After 561ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 272 ms.
[2023-03-09 08:53:15] [INFO ] After 1207ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 38 ms.
Support contains 10 out of 47 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 304/304 transitions.
Free-agglomeration rule applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 47 transition count 303
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 9 place count 46 transition count 296
Applied a total of 9 rules in 30 ms. Remains 46 /47 variables (removed 1) and now considering 296/304 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 30 ms. Remains : 46/47 places, 296/304 transitions.
Incomplete random walk after 10000 steps, including 11 resets, run finished after 222 ms. (steps per millisecond=45 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 18 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 57 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 53 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
// Phase 1: matrix 296 rows 46 cols
[2023-03-09 08:53:15] [INFO ] Computed 11 place invariants in 3 ms
[2023-03-09 08:53:15] [INFO ] [Real]Absence check using 11 positive place invariants in 3 ms returned sat
[2023-03-09 08:53:16] [INFO ] After 383ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-09 08:53:16] [INFO ] [Nat]Absence check using 11 positive place invariants in 3 ms returned sat
[2023-03-09 08:53:16] [INFO ] After 264ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-09 08:53:16] [INFO ] State equation strengthened by 141 read => feed constraints.
[2023-03-09 08:53:16] [INFO ] After 204ms SMT Verify possible using 141 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-09 08:53:16] [INFO ] After 402ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 128 ms.
[2023-03-09 08:53:17] [INFO ] After 897ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 9 ms.
Support contains 8 out of 46 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 46/46 places, 296/296 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 45 transition count 288
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 45 transition count 288
Applied a total of 2 rules in 20 ms. Remains 45 /46 variables (removed 1) and now considering 288/296 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 31 ms. Remains : 45/46 places, 288/296 transitions.
Incomplete random walk after 10000 steps, including 33 resets, run finished after 228 ms. (steps per millisecond=43 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 54 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 18 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 4) seen :0
Finished probabilistic random walk after 1549484 steps, run visited all 4 properties in 2760 ms. (steps per millisecond=561 )
Probabilistic random walk after 1549484 steps, saw 201049 distinct states, run finished after 2761 ms. (steps per millisecond=561 ) properties seen :4
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 38 ms
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 63 ms
[2023-03-09 08:53:20] [INFO ] Input system was already deterministic with 379 transitions.
Computed a total of 3 stabilizing places and 2 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 70 transition count 374
Reduce places removed 5 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 7 rules applied. Total rules applied 12 place count 65 transition count 372
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 14 place count 63 transition count 372
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 14 place count 63 transition count 370
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 18 place count 61 transition count 370
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 23 place count 56 transition count 330
Iterating global reduction 3 with 5 rules applied. Total rules applied 28 place count 56 transition count 330
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 30 place count 55 transition count 329
Applied a total of 30 rules in 38 ms. Remains 55 /70 variables (removed 15) and now considering 329/379 (removed 50) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 55/70 places, 329/379 transitions.
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 31 ms
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 32 ms
[2023-03-09 08:53:20] [INFO ] Input system was already deterministic with 329 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 331
Applied a total of 12 rules in 3 ms. Remains 64 /70 variables (removed 6) and now considering 331/379 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/70 places, 331/379 transitions.
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 25 ms
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 26 ms
[2023-03-09 08:53:20] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 70 transition count 373
Reduce places removed 6 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 7 rules applied. Total rules applied 13 place count 64 transition count 372
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 14 place count 63 transition count 372
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 14 place count 63 transition count 370
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 18 place count 61 transition count 370
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 23 place count 56 transition count 330
Iterating global reduction 3 with 5 rules applied. Total rules applied 28 place count 56 transition count 330
Applied a total of 28 rules in 22 ms. Remains 56 /70 variables (removed 14) and now considering 330/379 (removed 49) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 56/70 places, 330/379 transitions.
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 66 ms
[2023-03-09 08:53:20] [INFO ] Flatten gal took : 55 ms
[2023-03-09 08:53:20] [INFO ] Input system was already deterministic with 330 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 63 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 63 transition count 323
Applied a total of 14 rules in 3 ms. Remains 63 /70 variables (removed 7) and now considering 323/379 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 63/70 places, 323/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 47 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 30 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 331
Applied a total of 12 rules in 3 ms. Remains 64 /70 variables (removed 6) and now considering 331/379 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/70 places, 331/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 51 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 49 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 331
Applied a total of 12 rules in 3 ms. Remains 64 /70 variables (removed 6) and now considering 331/379 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 64/70 places, 331/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 21 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 68 transition count 370
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 17 place count 60 transition count 370
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 17 place count 60 transition count 369
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 19 place count 59 transition count 369
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 26 place count 52 transition count 313
Iterating global reduction 2 with 7 rules applied. Total rules applied 33 place count 52 transition count 313
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 37 place count 50 transition count 311
Applied a total of 37 rules in 33 ms. Remains 50 /70 variables (removed 20) and now considering 311/379 (removed 68) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 50/70 places, 311/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 23 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 23 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 311 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 331
Applied a total of 12 rules in 3 ms. Remains 64 /70 variables (removed 6) and now considering 331/379 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/70 places, 331/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 18 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 23 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 70 transition count 372
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 63 transition count 372
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 14 place count 63 transition count 370
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 18 place count 61 transition count 370
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 23 place count 56 transition count 330
Iterating global reduction 2 with 5 rules applied. Total rules applied 28 place count 56 transition count 330
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 30 place count 55 transition count 329
Applied a total of 30 rules in 31 ms. Remains 55 /70 variables (removed 15) and now considering 329/379 (removed 50) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 55/70 places, 329/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 22 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 22 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 329 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 331
Applied a total of 12 rules in 2 ms. Remains 64 /70 variables (removed 6) and now considering 331/379 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/70 places, 331/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 18 ms
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:53:21] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 66 transition count 347
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 66 transition count 347
Applied a total of 8 rules in 3 ms. Remains 66 /70 variables (removed 4) and now considering 347/379 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 66/70 places, 347/379 transitions.
[2023-03-09 08:53:21] [INFO ] Flatten gal took : 18 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 57 ms
[2023-03-09 08:53:22] [INFO ] Input system was already deterministic with 347 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 63 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 63 transition count 323
Applied a total of 14 rules in 2 ms. Remains 63 /70 variables (removed 7) and now considering 323/379 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 63/70 places, 323/379 transitions.
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 17 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 18 ms
[2023-03-09 08:53:22] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 65 transition count 339
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 65 transition count 339
Applied a total of 10 rules in 2 ms. Remains 65 /70 variables (removed 5) and now considering 339/379 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 65/70 places, 339/379 transitions.
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:53:22] [INFO ] Input system was already deterministic with 339 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 331
Applied a total of 12 rules in 3 ms. Remains 64 /70 variables (removed 6) and now considering 331/379 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/70 places, 331/379 transitions.
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:53:22] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 65 transition count 339
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 65 transition count 339
Applied a total of 10 rules in 2 ms. Remains 65 /70 variables (removed 5) and now considering 339/379 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 65/70 places, 339/379 transitions.
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:53:22] [INFO ] Input system was already deterministic with 339 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 379/379 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 67 transition count 355
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 67 transition count 355
Applied a total of 6 rules in 2 ms. Remains 67 /70 variables (removed 3) and now considering 355/379 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 67/70 places, 355/379 transitions.
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 18 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:53:22] [INFO ] Input system was already deterministic with 355 transitions.
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 21 ms
[2023-03-09 08:53:22] [INFO ] Flatten gal took : 22 ms
[2023-03-09 08:53:22] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-09 08:53:22] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 70 places, 379 transitions and 3746 arcs took 5 ms.
Total runtime 24657 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT AutonomousCar-PT-07a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA AutonomousCar-PT-07a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678352379290

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 28 (type EXCL) for 27 AutonomousCar-PT-07a-CTLFireability-09
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/211 5/32 AutonomousCar-PT-07a-CTLFireability-09 1072073 m, 214414 m/sec, 6114725 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/211 9/32 AutonomousCar-PT-07a-CTLFireability-09 2102421 m, 206069 m/sec, 12374842 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/211 14/32 AutonomousCar-PT-07a-CTLFireability-09 3098339 m, 199183 m/sec, 18541899 t fired, .

Time elapsed: 15 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/211 18/32 AutonomousCar-PT-07a-CTLFireability-09 4122668 m, 204865 m/sec, 24734052 t fired, .

Time elapsed: 20 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/211 22/32 AutonomousCar-PT-07a-CTLFireability-09 5089485 m, 193363 m/sec, 30911533 t fired, .

Time elapsed: 25 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/211 26/32 AutonomousCar-PT-07a-CTLFireability-09 6076432 m, 197389 m/sec, 37092688 t fired, .

Time elapsed: 30 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 28 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-09
lola: result : false
lola: markings : 6102238
lola: fired transitions : 37250568
lola: time used : 30.000000
lola: memory pages used : 26
lola: LAUNCH task # 50 (type EXCL) for 49 AutonomousCar-PT-07a-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-15
lola: result : false
lola: markings : 30
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 AutonomousCar-PT-07a-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/238 5/32 AutonomousCar-PT-07a-CTLFireability-14 1115442 m, 223088 m/sec, 6157559 t fired, .

Time elapsed: 35 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
AutonomousCar-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/238 10/32 AutonomousCar-PT-07a-CTLFireability-14 2157487 m, 208409 m/sec, 12379350 t fired, .

Time elapsed: 40 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-14
lola: result : true
lola: markings : 2762689
lola: fired transitions : 16206825
lola: time used : 13.000000
lola: memory pages used : 12
lola: LAUNCH task # 44 (type EXCL) for 43 AutonomousCar-PT-07a-CTLFireability-13
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-13
lola: result : false
lola: markings : 98
lola: fired transitions : 263
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 AutonomousCar-PT-07a-CTLFireability-12
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-12
lola: result : true
lola: markings : 96
lola: fired transitions : 556
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 33 AutonomousCar-PT-07a-CTLFireability-11
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 AutonomousCar-PT-07a-CTLFireability-10
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 2/323 2/32 AutonomousCar-PT-07a-CTLFireability-10 453211 m, 90642 m/sec, 2162103 t fired, .

Time elapsed: 45 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 7/323 6/32 AutonomousCar-PT-07a-CTLFireability-10 1245542 m, 158466 m/sec, 8327766 t fired, .

Time elapsed: 50 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 12/323 9/32 AutonomousCar-PT-07a-CTLFireability-10 2027731 m, 156437 m/sec, 14529598 t fired, .

Time elapsed: 55 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 17/323 12/32 AutonomousCar-PT-07a-CTLFireability-10 2779413 m, 150336 m/sec, 20762159 t fired, .

Time elapsed: 60 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 22/323 15/32 AutonomousCar-PT-07a-CTLFireability-10 3496312 m, 143379 m/sec, 26810403 t fired, .

Time elapsed: 65 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 27/323 18/32 AutonomousCar-PT-07a-CTLFireability-10 4260074 m, 152752 m/sec, 32943559 t fired, .

Time elapsed: 70 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 32/323 22/32 AutonomousCar-PT-07a-CTLFireability-10 5005500 m, 149085 m/sec, 39059605 t fired, .

Time elapsed: 75 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 37/323 25/32 AutonomousCar-PT-07a-CTLFireability-10 5711039 m, 141107 m/sec, 45088419 t fired, .

Time elapsed: 80 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 42/323 28/32 AutonomousCar-PT-07a-CTLFireability-10 6446180 m, 147028 m/sec, 51200312 t fired, .

Time elapsed: 85 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 47/323 31/32 AutonomousCar-PT-07a-CTLFireability-10 7143050 m, 139374 m/sec, 57212078 t fired, .

Time elapsed: 90 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 AutonomousCar-PT-07a-CTLFireability-07
lola: time limit : 350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/350 5/32 AutonomousCar-PT-07a-CTLFireability-07 1105538 m, 221107 m/sec, 6153150 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/350 9/32 AutonomousCar-PT-07a-CTLFireability-07 2132075 m, 205307 m/sec, 12326177 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/350 14/32 AutonomousCar-PT-07a-CTLFireability-07 3141093 m, 201803 m/sec, 18423768 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/350 18/32 AutonomousCar-PT-07a-CTLFireability-07 4180117 m, 207804 m/sec, 24507637 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/350 22/32 AutonomousCar-PT-07a-CTLFireability-07 5187525 m, 201481 m/sec, 30549364 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/350 27/32 AutonomousCar-PT-07a-CTLFireability-07 6175322 m, 197559 m/sec, 36575521 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/350 31/32 AutonomousCar-PT-07a-CTLFireability-07 7115639 m, 188063 m/sec, 42663939 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 AutonomousCar-PT-07a-CTLFireability-05
lola: time limit : 385 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/385 3/32 AutonomousCar-PT-07a-CTLFireability-05 619163 m, 123832 m/sec, 5993948 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 16 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-05
lola: result : true
lola: markings : 895421
lola: fired transitions : 8923857
lola: time used : 8.000000
lola: memory pages used : 4
lola: LAUNCH task # 13 (type EXCL) for 12 AutonomousCar-PT-07a-CTLFireability-04
lola: time limit : 432 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-04
lola: result : false
lola: markings : 9736
lola: fired transitions : 50751
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 AutonomousCar-PT-07a-CTLFireability-03
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-03
lola: result : false
lola: markings : 41
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 AutonomousCar-PT-07a-CTLFireability-01
lola: time limit : 576 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 2/576 1/32 AutonomousCar-PT-07a-CTLFireability-01 179568 m, 35913 m/sec, 2241178 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 7/576 3/32 AutonomousCar-PT-07a-CTLFireability-01 554518 m, 74990 m/sec, 6766227 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 12/576 4/32 AutonomousCar-PT-07a-CTLFireability-01 840664 m, 57229 m/sec, 11162364 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 17/576 5/32 AutonomousCar-PT-07a-CTLFireability-01 1179808 m, 67828 m/sec, 15672672 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 22/576 7/32 AutonomousCar-PT-07a-CTLFireability-01 1492150 m, 62468 m/sec, 20060333 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 27/576 8/32 AutonomousCar-PT-07a-CTLFireability-01 1812669 m, 64103 m/sec, 24600884 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 32/576 10/32 AutonomousCar-PT-07a-CTLFireability-01 2183146 m, 74095 m/sec, 29279110 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 37/576 11/32 AutonomousCar-PT-07a-CTLFireability-01 2438781 m, 51127 m/sec, 33799057 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 42/576 12/32 AutonomousCar-PT-07a-CTLFireability-01 2733428 m, 58929 m/sec, 38120466 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 47/576 13/32 AutonomousCar-PT-07a-CTLFireability-01 3027506 m, 58815 m/sec, 42589595 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 52/576 15/32 AutonomousCar-PT-07a-CTLFireability-01 3359098 m, 66318 m/sec, 47071804 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 57/576 16/32 AutonomousCar-PT-07a-CTLFireability-01 3732321 m, 74644 m/sec, 51587315 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 62/576 17/32 AutonomousCar-PT-07a-CTLFireability-01 3993792 m, 52294 m/sec, 55981488 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 67/576 19/32 AutonomousCar-PT-07a-CTLFireability-01 4352193 m, 71680 m/sec, 60592883 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 72/576 20/32 AutonomousCar-PT-07a-CTLFireability-01 4614355 m, 52432 m/sec, 65096702 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 77/576 21/32 AutonomousCar-PT-07a-CTLFireability-01 4907408 m, 58610 m/sec, 69410045 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 82/576 23/32 AutonomousCar-PT-07a-CTLFireability-01 5228511 m, 64220 m/sec, 73890800 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 87/576 24/32 AutonomousCar-PT-07a-CTLFireability-01 5515829 m, 57463 m/sec, 78331000 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 92/576 25/32 AutonomousCar-PT-07a-CTLFireability-01 5876752 m, 72184 m/sec, 82951188 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 97/576 26/32 AutonomousCar-PT-07a-CTLFireability-01 6131895 m, 51028 m/sec, 87437091 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 102/576 28/32 AutonomousCar-PT-07a-CTLFireability-01 6422224 m, 58065 m/sec, 91713663 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 107/576 29/32 AutonomousCar-PT-07a-CTLFireability-01 6710723 m, 57699 m/sec, 96144553 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 112/576 30/32 AutonomousCar-PT-07a-CTLFireability-01 7038016 m, 65458 m/sec, 100840967 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 117/576 31/32 AutonomousCar-PT-07a-CTLFireability-01 7313069 m, 55010 m/sec, 105378988 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-06: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 AutonomousCar-PT-07a-CTLFireability-06
lola: time limit : 667 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-06
lola: result : true
lola: markings : 67
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 AutonomousCar-PT-07a-CTLFireability-11
lola: time limit : 833 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-11
lola: result : true
lola: markings : 112836
lola: fired transitions : 830773
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 AutonomousCar-PT-07a-CTLFireability-02
lola: time limit : 1111 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-02
lola: result : true
lola: markings : 280248
lola: fired transitions : 631636
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 25 (type EXCL) for 24 AutonomousCar-PT-07a-CTLFireability-08
lola: time limit : 1666 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 3/1666 4/32 AutonomousCar-PT-07a-CTLFireability-08 736093 m, 147218 m/sec, 4913544 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 8/1666 7/32 AutonomousCar-PT-07a-CTLFireability-08 1632165 m, 179214 m/sec, 11368743 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 13/1666 11/32 AutonomousCar-PT-07a-CTLFireability-08 2481613 m, 169889 m/sec, 17778009 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/1666 14/32 AutonomousCar-PT-07a-CTLFireability-08 3332932 m, 170263 m/sec, 24167976 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/1666 18/32 AutonomousCar-PT-07a-CTLFireability-08 4195313 m, 172476 m/sec, 30603824 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/1666 21/32 AutonomousCar-PT-07a-CTLFireability-08 5012357 m, 163408 m/sec, 36949361 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/1666 25/32 AutonomousCar-PT-07a-CTLFireability-08 5823250 m, 162178 m/sec, 43260259 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 39/1666 28/32 AutonomousCar-PT-07a-CTLFireability-08 6621363 m, 159622 m/sec, 49550983 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 44/1666 31/32 AutonomousCar-PT-07a-CTLFireability-08 7386331 m, 152993 m/sec, 55840766 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 AutonomousCar-PT-07a-CTLFireability-00
lola: time limit : 3284 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3284 4/32 AutonomousCar-PT-07a-CTLFireability-00 795441 m, 159088 m/sec, 6933104 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3284 7/32 AutonomousCar-PT-07a-CTLFireability-00 1538556 m, 148623 m/sec, 13793302 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3284 10/32 AutonomousCar-PT-07a-CTLFireability-00 2261773 m, 144643 m/sec, 20623435 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3284 13/32 AutonomousCar-PT-07a-CTLFireability-00 2945549 m, 136755 m/sec, 27327880 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3284 16/32 AutonomousCar-PT-07a-CTLFireability-00 3688318 m, 148553 m/sec, 34258430 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3284 19/32 AutonomousCar-PT-07a-CTLFireability-00 4384124 m, 139161 m/sec, 41061621 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3284 21/32 AutonomousCar-PT-07a-CTLFireability-00 5059365 m, 135048 m/sec, 47755408 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3284 24/32 AutonomousCar-PT-07a-CTLFireability-00 5738986 m, 135924 m/sec, 54475816 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3284 27/32 AutonomousCar-PT-07a-CTLFireability-00 6399149 m, 132032 m/sec, 61078288 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3284 30/32 AutonomousCar-PT-07a-CTLFireability-00 7046179 m, 129406 m/sec, 67686545 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/3284 32/32 AutonomousCar-PT-07a-CTLFireability-00 7662327 m, 123229 m/sec, 74202785 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for AutonomousCar-PT-07a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLFireability-00: CTL unknown AGGR
AutonomousCar-PT-07a-CTLFireability-01: CTL unknown AGGR
AutonomousCar-PT-07a-CTLFireability-02: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-03: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-04: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-06: EG true state space / EG
AutonomousCar-PT-07a-CTLFireability-07: CTL unknown AGGR
AutonomousCar-PT-07a-CTLFireability-08: CTL unknown AGGR
AutonomousCar-PT-07a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-10: CTL unknown AGGR
AutonomousCar-PT-07a-CTLFireability-11: DISJ true CTL model checker
AutonomousCar-PT-07a-CTLFireability-12: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLFireability-14: CTL true CTL model checker
AutonomousCar-PT-07a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 376 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AutonomousCar-PT-07a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AutonomousCar-PT-07a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595800626"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AutonomousCar-PT-07a.tgz
mv AutonomousCar-PT-07a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;