Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595800610.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AutonomousCar-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595800610
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 6.6K Feb 25 12:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 25 12:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 12:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 12:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 12:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 163K Feb 25 12:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 12:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 12:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 177K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-00
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-01
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-02
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-03
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-04
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-05
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-06
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-07
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-08
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-09
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-10
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-11
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-12
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-13
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-14
FORMULA_NAME AutonomousCar-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678351733980

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AutonomousCar-PT-06a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 08:48:56] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 08:48:56] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 08:48:56] [INFO ] Load time of PNML (sax parser for PT used): 74 ms
[2023-03-09 08:48:56] [INFO ] Transformed 65 places.
[2023-03-09 08:48:56] [INFO ] Transformed 417 transitions.
[2023-03-09 08:48:56] [INFO ] Found NUPN structural information;
[2023-03-09 08:48:56] [INFO ] Parsed PT model containing 65 places and 417 transitions and 3356 arcs in 139 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Ensure Unique test removed 159 transitions
Reduce redundant transitions removed 159 transitions.
Support contains 54 out of 65 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 65/65 places, 258/258 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 64 transition count 257
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 64 transition count 257
Applied a total of 2 rules in 15 ms. Remains 64 /65 variables (removed 1) and now considering 257/258 (removed 1) transitions.
// Phase 1: matrix 257 rows 64 cols
[2023-03-09 08:48:56] [INFO ] Computed 10 place invariants in 13 ms
[2023-03-09 08:48:56] [INFO ] Implicit Places using invariants in 243 ms returned []
[2023-03-09 08:48:56] [INFO ] Invariant cache hit.
[2023-03-09 08:48:56] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-09 08:48:56] [INFO ] Implicit Places using invariants and state equation in 239 ms returned [60]
Discarding 1 places :
Implicit Place search using SMT with State Equation took 509 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 63/65 places, 257/258 transitions.
Applied a total of 0 rules in 2 ms. Remains 63 /63 variables (removed 0) and now considering 257/257 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 526 ms. Remains : 63/65 places, 257/258 transitions.
Support contains 54 out of 63 places after structural reductions.
[2023-03-09 08:48:57] [INFO ] Flatten gal took : 77 ms
[2023-03-09 08:48:57] [INFO ] Flatten gal took : 31 ms
[2023-03-09 08:48:57] [INFO ] Input system was already deterministic with 257 transitions.
Incomplete random walk after 10000 steps, including 555 resets, run finished after 501 ms. (steps per millisecond=19 ) properties (out of 90) seen :63
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :2
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :2
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 23) seen :1
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 22) seen :2
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 20) seen :1
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Running SMT prover for 19 properties.
// Phase 1: matrix 257 rows 63 cols
[2023-03-09 08:48:57] [INFO ] Computed 9 place invariants in 3 ms
[2023-03-09 08:48:58] [INFO ] After 70ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:19
[2023-03-09 08:48:58] [INFO ] [Nat]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:48:58] [INFO ] After 660ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :16
[2023-03-09 08:48:58] [INFO ] State equation strengthened by 147 read => feed constraints.
[2023-03-09 08:48:59] [INFO ] After 509ms SMT Verify possible using 147 Read/Feed constraints in natural domain returned unsat :3 sat :16
[2023-03-09 08:49:00] [INFO ] After 1279ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :16
Attempting to minimize the solution found.
Minimization took 694 ms.
[2023-03-09 08:49:00] [INFO ] After 2807ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :16
Fused 19 Parikh solutions to 16 different solutions.
Parikh walk visited 0 properties in 142 ms.
Support contains 34 out of 63 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 63/63 places, 257/257 transitions.
Graph (complete) has 524 edges and 63 vertex of which 62 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 62 transition count 254
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 61 transition count 254
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 4 place count 61 transition count 252
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 8 place count 59 transition count 252
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 9 place count 58 transition count 245
Iterating global reduction 2 with 1 rules applied. Total rules applied 10 place count 58 transition count 245
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 12 place count 57 transition count 244
Free-agglomeration rule applied 4 times.
Iterating global reduction 2 with 4 rules applied. Total rules applied 16 place count 57 transition count 240
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 26 place count 53 transition count 234
Applied a total of 26 rules in 47 ms. Remains 53 /63 variables (removed 10) and now considering 234/257 (removed 23) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 47 ms. Remains : 53/63 places, 234/257 transitions.
Incomplete random walk after 10000 steps, including 630 resets, run finished after 288 ms. (steps per millisecond=34 ) properties (out of 16) seen :4
Incomplete Best-First random walk after 10001 steps, including 53 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 35 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 58 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 57 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 50 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 64 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
// Phase 1: matrix 234 rows 53 cols
[2023-03-09 08:49:01] [INFO ] Computed 9 place invariants in 2 ms
[2023-03-09 08:49:01] [INFO ] [Real]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:49:01] [INFO ] After 63ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-09 08:49:01] [INFO ] [Nat]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:49:02] [INFO ] After 266ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-09 08:49:02] [INFO ] State equation strengthened by 135 read => feed constraints.
[2023-03-09 08:49:02] [INFO ] After 132ms SMT Verify possible using 135 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-09 08:49:02] [INFO ] After 435ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 203 ms.
[2023-03-09 08:49:02] [INFO ] After 959ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 51 ms.
Support contains 11 out of 53 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 53/53 places, 234/234 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 53 transition count 233
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 52 transition count 233
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 4 place count 50 transition count 219
Iterating global reduction 2 with 2 rules applied. Total rules applied 6 place count 50 transition count 219
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 8 place count 49 transition count 218
Free-agglomeration rule applied 4 times.
Iterating global reduction 2 with 4 rules applied. Total rules applied 12 place count 49 transition count 214
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 2 with 22 rules applied. Total rules applied 34 place count 45 transition count 196
Applied a total of 34 rules in 32 ms. Remains 45 /53 variables (removed 8) and now considering 196/234 (removed 38) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 32 ms. Remains : 45/53 places, 196/234 transitions.
Incomplete random walk after 10000 steps, including 308 resets, run finished after 239 ms. (steps per millisecond=41 ) properties (out of 7) seen :2
Incomplete Best-First random walk after 10001 steps, including 67 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 62 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 52 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 4) seen :2
Incomplete Best-First random walk after 10001 steps, including 35 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 196 rows 45 cols
[2023-03-09 08:49:03] [INFO ] Computed 9 place invariants in 2 ms
[2023-03-09 08:49:03] [INFO ] [Real]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:49:03] [INFO ] After 95ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-09 08:49:03] [INFO ] [Nat]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:49:03] [INFO ] After 71ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-09 08:49:03] [INFO ] State equation strengthened by 105 read => feed constraints.
[2023-03-09 08:49:03] [INFO ] After 33ms SMT Verify possible using 105 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-09 08:49:03] [INFO ] After 86ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 33 ms.
[2023-03-09 08:49:03] [INFO ] After 231ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 7 ms.
Support contains 6 out of 45 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 45/45 places, 196/196 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 45 transition count 195
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 44 transition count 195
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 4 place count 42 transition count 181
Iterating global reduction 2 with 2 rules applied. Total rules applied 6 place count 42 transition count 181
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 7 place count 42 transition count 180
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 14 place count 41 transition count 174
Applied a total of 14 rules in 32 ms. Remains 41 /45 variables (removed 4) and now considering 174/196 (removed 22) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 32 ms. Remains : 41/45 places, 174/196 transitions.
Incomplete random walk after 10000 steps, including 209 resets, run finished after 134 ms. (steps per millisecond=74 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10000 steps, including 60 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
// Phase 1: matrix 174 rows 41 cols
[2023-03-09 08:49:03] [INFO ] Computed 9 place invariants in 2 ms
[2023-03-09 08:49:03] [INFO ] [Real]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:49:03] [INFO ] After 75ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 08:49:03] [INFO ] [Nat]Absence check using 9 positive place invariants in 2 ms returned sat
[2023-03-09 08:49:03] [INFO ] After 48ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 08:49:03] [INFO ] State equation strengthened by 87 read => feed constraints.
[2023-03-09 08:49:03] [INFO ] After 60ms SMT Verify possible using 87 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-09 08:49:03] [INFO ] After 90ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-09 08:49:03] [INFO ] After 191ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 2 out of 41 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 41/41 places, 174/174 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 40 transition count 167
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 40 transition count 167
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 39 transition count 166
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 4 place count 38 transition count 166
Applied a total of 4 rules in 12 ms. Remains 38 /41 variables (removed 3) and now considering 166/174 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 38/41 places, 166/174 transitions.
Finished random walk after 2531 steps, including 55 resets, run visited all 1 properties in 8 ms. (steps per millisecond=316 )
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
FORMULA AutonomousCar-PT-06a-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 08:49:03] [INFO ] Flatten gal took : 23 ms
[2023-03-09 08:49:03] [INFO ] Flatten gal took : 24 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 257 transitions.
Computed a total of 3 stabilizing places and 2 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 58 transition count 222
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 58 transition count 222
Applied a total of 10 rules in 3 ms. Remains 58 /63 variables (removed 5) and now considering 222/257 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 58/63 places, 222/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 17 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 16 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 222 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 63 transition count 252
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 10 place count 58 transition count 252
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 10 place count 58 transition count 250
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 14 place count 56 transition count 250
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 19 place count 51 transition count 215
Iterating global reduction 2 with 5 rules applied. Total rules applied 24 place count 51 transition count 215
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 26 place count 50 transition count 214
Applied a total of 26 rules in 18 ms. Remains 50 /63 variables (removed 13) and now considering 214/257 (removed 43) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 50/63 places, 214/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 17 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 17 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 214 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 61 transition count 243
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 61 transition count 243
Applied a total of 4 rules in 2 ms. Remains 61 /63 variables (removed 2) and now considering 243/257 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 61/63 places, 243/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 243 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 58 transition count 222
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 58 transition count 222
Applied a total of 10 rules in 2 ms. Remains 58 /63 variables (removed 5) and now considering 222/257 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 58/63 places, 222/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 222 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 59 transition count 229
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 59 transition count 229
Applied a total of 8 rules in 2 ms. Remains 59 /63 variables (removed 4) and now considering 229/257 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 59/63 places, 229/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 12 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 229 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 59 transition count 229
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 59 transition count 229
Applied a total of 8 rules in 2 ms. Remains 59 /63 variables (removed 4) and now considering 229/257 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 59/63 places, 229/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 12 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 229 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 63 transition count 252
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 10 place count 58 transition count 252
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 10 place count 58 transition count 251
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 12 place count 57 transition count 251
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 15 place count 54 transition count 230
Iterating global reduction 2 with 3 rules applied. Total rules applied 18 place count 54 transition count 230
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 20 place count 53 transition count 229
Applied a total of 20 rules in 19 ms. Remains 53 /63 variables (removed 10) and now considering 229/257 (removed 28) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 53/63 places, 229/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 15 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 16 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 229 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Applied a total of 0 rules in 13 ms. Remains 63 /63 variables (removed 0) and now considering 257/257 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 63/63 places, 257/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 31 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 257 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 63 transition count 250
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 56 transition count 250
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 14 place count 56 transition count 249
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 16 place count 55 transition count 249
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 19 place count 52 transition count 228
Iterating global reduction 2 with 3 rules applied. Total rules applied 22 place count 52 transition count 228
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 24 place count 51 transition count 227
Applied a total of 24 rules in 17 ms. Remains 51 /63 variables (removed 12) and now considering 227/257 (removed 30) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 51/63 places, 227/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 12 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 227 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 57 transition count 215
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 57 transition count 215
Applied a total of 12 rules in 2 ms. Remains 57 /63 variables (removed 6) and now considering 215/257 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 57/63 places, 215/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 12 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 215 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 61 transition count 243
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 61 transition count 243
Applied a total of 4 rules in 2 ms. Remains 61 /63 variables (removed 2) and now considering 243/257 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 61/63 places, 243/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 243 transitions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 60 transition count 236
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 60 transition count 236
Applied a total of 6 rules in 15 ms. Remains 60 /63 variables (removed 3) and now considering 236/257 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 60/63 places, 236/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:04] [INFO ] Input system was already deterministic with 236 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 63 transition count 249
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 16 place count 55 transition count 249
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 16 place count 55 transition count 248
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 18 place count 54 transition count 248
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 23 place count 49 transition count 213
Iterating global reduction 2 with 5 rules applied. Total rules applied 28 place count 49 transition count 213
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 32 place count 47 transition count 211
Applied a total of 32 rules in 16 ms. Remains 47 /63 variables (removed 16) and now considering 211/257 (removed 46) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 47/63 places, 211/257 transitions.
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 11 ms
[2023-03-09 08:49:04] [INFO ] Flatten gal took : 14 ms
[2023-03-09 08:49:05] [INFO ] Input system was already deterministic with 211 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 63 transition count 251
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 57 transition count 251
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 12 place count 57 transition count 249
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 16 place count 55 transition count 249
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 22 place count 49 transition count 207
Iterating global reduction 2 with 6 rules applied. Total rules applied 28 place count 49 transition count 207
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 30 place count 48 transition count 206
Applied a total of 30 rules in 14 ms. Remains 48 /63 variables (removed 15) and now considering 206/257 (removed 51) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 48/63 places, 206/257 transitions.
[2023-03-09 08:49:05] [INFO ] Flatten gal took : 12 ms
[2023-03-09 08:49:05] [INFO ] Flatten gal took : 13 ms
[2023-03-09 08:49:05] [INFO ] Input system was already deterministic with 206 transitions.
Finished random walk after 103 steps, including 4 resets, run visited all 1 properties in 2 ms. (steps per millisecond=51 )
FORMULA AutonomousCar-PT-06a-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 63/63 places, 257/257 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 63 transition count 253
Reduce places removed 4 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 6 rules applied. Total rules applied 10 place count 59 transition count 251
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 12 place count 57 transition count 251
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 12 place count 57 transition count 249
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 16 place count 55 transition count 249
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 19 place count 52 transition count 228
Iterating global reduction 3 with 3 rules applied. Total rules applied 22 place count 52 transition count 228
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 24 place count 51 transition count 227
Applied a total of 24 rules in 22 ms. Remains 51 /63 variables (removed 12) and now considering 227/257 (removed 30) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 51/63 places, 227/257 transitions.
[2023-03-09 08:49:05] [INFO ] Flatten gal took : 17 ms
[2023-03-09 08:49:05] [INFO ] Flatten gal took : 16 ms
[2023-03-09 08:49:05] [INFO ] Input system was already deterministic with 227 transitions.
[2023-03-09 08:49:05] [INFO ] Flatten gal took : 15 ms
[2023-03-09 08:49:05] [INFO ] Flatten gal took : 15 ms
[2023-03-09 08:49:05] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2023-03-09 08:49:05] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 63 places, 257 transitions and 2169 arcs took 2 ms.
Total runtime 9192 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT AutonomousCar-PT-06a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA AutonomousCar-PT-06a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-06a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678351932026

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 28 (type EXCL) for 27 AutonomousCar-PT-06a-CTLFireability-09
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-09
lola: result : false
lola: markings : 238
lola: fired transitions : 697
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 22 (type EXCL) for 21 AutonomousCar-PT-06a-CTLFireability-07
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/276 3/32 AutonomousCar-PT-06a-CTLFireability-07 690280 m, 138056 m/sec, 4144659 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/276 6/32 AutonomousCar-PT-06a-CTLFireability-07 1353390 m, 132622 m/sec, 8467545 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 22 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-07
lola: result : false
lola: markings : 1543507
lola: fired transitions : 9822418
lola: time used : 11.000000
lola: memory pages used : 7
lola: LAUNCH task # 34 (type EXCL) for 33 AutonomousCar-PT-06a-CTLFireability-11
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 4/299 2/32 AutonomousCar-PT-06a-CTLFireability-11 367274 m, 73454 m/sec, 2215711 t fired, .

Time elapsed: 16 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 9/299 4/32 AutonomousCar-PT-06a-CTLFireability-11 881535 m, 102852 m/sec, 5414353 t fired, .

Time elapsed: 21 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 14/299 6/32 AutonomousCar-PT-06a-CTLFireability-11 1364601 m, 96613 m/sec, 8681300 t fired, .

Time elapsed: 26 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 19/299 8/32 AutonomousCar-PT-06a-CTLFireability-11 1870535 m, 101186 m/sec, 11883806 t fired, .

Time elapsed: 31 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 24/299 10/32 AutonomousCar-PT-06a-CTLFireability-11 2342679 m, 94428 m/sec, 15082325 t fired, .

Time elapsed: 36 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 29/299 12/32 AutonomousCar-PT-06a-CTLFireability-11 2816704 m, 94805 m/sec, 18272168 t fired, .

Time elapsed: 41 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 34/299 14/32 AutonomousCar-PT-06a-CTLFireability-11 3292450 m, 95149 m/sec, 21500704 t fired, .

Time elapsed: 46 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 39/299 16/32 AutonomousCar-PT-06a-CTLFireability-11 3768550 m, 95220 m/sec, 24836148 t fired, .

Time elapsed: 51 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 44/299 18/32 AutonomousCar-PT-06a-CTLFireability-11 4196267 m, 85543 m/sec, 28041456 t fired, .

Time elapsed: 56 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 34 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-11
lola: result : false
lola: markings : 4488182
lola: fired transitions : 30273441
lola: time used : 47.000000
lola: memory pages used : 19
lola: LAUNCH task # 31 (type EXCL) for 30 AutonomousCar-PT-06a-CTLFireability-10
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-10
lola: result : false
lola: markings : 247
lola: fired transitions : 812
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 AutonomousCar-PT-06a-CTLFireability-05
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 2/354 2/32 AutonomousCar-PT-06a-CTLFireability-05 442610 m, 88522 m/sec, 2146923 t fired, .

Time elapsed: 61 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 7/354 8/32 AutonomousCar-PT-06a-CTLFireability-05 1693143 m, 250106 m/sec, 8763976 t fired, .

Time elapsed: 66 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 12/354 12/32 AutonomousCar-PT-06a-CTLFireability-05 2871959 m, 235763 m/sec, 15325677 t fired, .

Time elapsed: 71 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 17/354 17/32 AutonomousCar-PT-06a-CTLFireability-05 3955014 m, 216611 m/sec, 21717090 t fired, .

Time elapsed: 76 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 16 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-05
lola: result : true
lola: markings : 4015963
lola: fired transitions : 22089024
lola: time used : 17.000000
lola: memory pages used : 17
lola: LAUNCH task # 13 (type EXCL) for 12 AutonomousCar-PT-06a-CTLFireability-04
lola: time limit : 391 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/391 4/32 AutonomousCar-PT-06a-CTLFireability-04 868750 m, 173750 m/sec, 6217906 t fired, .

Time elapsed: 81 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/391 8/32 AutonomousCar-PT-06a-CTLFireability-04 1730967 m, 172443 m/sec, 12721485 t fired, .

Time elapsed: 86 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/391 11/32 AutonomousCar-PT-06a-CTLFireability-04 2578878 m, 169582 m/sec, 19212427 t fired, .

Time elapsed: 91 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/391 15/32 AutonomousCar-PT-06a-CTLFireability-04 3394843 m, 163193 m/sec, 25656423 t fired, .

Time elapsed: 96 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/391 18/32 AutonomousCar-PT-06a-CTLFireability-04 4170911 m, 155213 m/sec, 32013675 t fired, .

Time elapsed: 101 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/391 21/32 AutonomousCar-PT-06a-CTLFireability-04 4974044 m, 160626 m/sec, 38300631 t fired, .

Time elapsed: 106 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/391 25/32 AutonomousCar-PT-06a-CTLFireability-04 5810818 m, 167354 m/sec, 44730500 t fired, .

Time elapsed: 111 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/391 28/32 AutonomousCar-PT-06a-CTLFireability-04 6614658 m, 160768 m/sec, 51088986 t fired, .

Time elapsed: 116 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/391 31/32 AutonomousCar-PT-06a-CTLFireability-04 7365467 m, 150161 m/sec, 57292150 t fired, .

Time elapsed: 121 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 13 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 AutonomousCar-PT-06a-CTLFireability-03
lola: time limit : 434 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-03
lola: result : true
lola: markings : 7341
lola: fired transitions : 59495
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 AutonomousCar-PT-06a-CTLFireability-02
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/496 4/32 AutonomousCar-PT-06a-CTLFireability-02 727098 m, 145419 m/sec, 6806918 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/496 6/32 AutonomousCar-PT-06a-CTLFireability-02 1407778 m, 136136 m/sec, 13485144 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/496 10/32 AutonomousCar-PT-06a-CTLFireability-02 2171608 m, 152766 m/sec, 19890339 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/496 13/32 AutonomousCar-PT-06a-CTLFireability-02 2917170 m, 149112 m/sec, 26250553 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/496 16/32 AutonomousCar-PT-06a-CTLFireability-02 3646032 m, 145772 m/sec, 32625764 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/496 18/32 AutonomousCar-PT-06a-CTLFireability-02 4325295 m, 135852 m/sec, 38853379 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/496 21/32 AutonomousCar-PT-06a-CTLFireability-02 5009705 m, 136882 m/sec, 45373862 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/496 24/32 AutonomousCar-PT-06a-CTLFireability-02 5666490 m, 131357 m/sec, 51932502 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/496 27/32 AutonomousCar-PT-06a-CTLFireability-02 6327458 m, 132193 m/sec, 58494574 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/496 29/32 AutonomousCar-PT-06a-CTLFireability-02 6941144 m, 122737 m/sec, 64900974 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/496 32/32 AutonomousCar-PT-06a-CTLFireability-02 7523878 m, 116546 m/sec, 71149438 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-12: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 1 (type EXCL) for 0 AutonomousCar-PT-06a-CTLFireability-00
lola: time limit : 569 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-00
lola: result : true
lola: markings : 374
lola: fired transitions : 439
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 AutonomousCar-PT-06a-CTLFireability-12
lola: time limit : 682 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-12
lola: result : true
lola: markings : 43
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 AutonomousCar-PT-06a-CTLFireability-06
lola: time limit : 853 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-06
lola: result : false
lola: markings : 65
lola: fired transitions : 131
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 AutonomousCar-PT-06a-CTLFireability-08
lola: time limit : 1138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-08
lola: result : false
lola: markings : 174
lola: fired transitions : 387
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 AutonomousCar-PT-06a-CTLFireability-01
lola: time limit : 1707 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-01
lola: result : false
lola: markings : 160800
lola: fired transitions : 978670
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 AutonomousCar-PT-06a-CTLFireability-14
lola: time limit : 3414 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for AutonomousCar-PT-06a-CTLFireability-14
lola: result : false
lola: markings : 6898
lola: fired transitions : 30230
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-06a-CTLFireability-00: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-01: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-02: CTL unknown AGGR
AutonomousCar-PT-06a-CTLFireability-03: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-04: CTL unknown AGGR
AutonomousCar-PT-06a-CTLFireability-05: CTL true CTL model checker
AutonomousCar-PT-06a-CTLFireability-06: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-07: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-08: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-09: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-10: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-11: CTL false CTL model checker
AutonomousCar-PT-06a-CTLFireability-12: EG true state space / EG
AutonomousCar-PT-06a-CTLFireability-14: CTL false CTL model checker


Time elapsed: 186 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AutonomousCar-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AutonomousCar-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595800610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AutonomousCar-PT-06a.tgz
mv AutonomousCar-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;