Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595400362.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Angiogenesis-PT-50, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595400362
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 12K Feb 26 14:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 14:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 14:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 14:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 26 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 26 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 14:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 26 14:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 33K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-00
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-01
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-02
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-03
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-04
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-05
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-06
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-07
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-08
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-09
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-10
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-11
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-12
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-13
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-14
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678347750366

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Angiogenesis-PT-50
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 07:42:32] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 07:42:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 07:42:32] [INFO ] Load time of PNML (sax parser for PT used): 36 ms
[2023-03-09 07:42:32] [INFO ] Transformed 39 places.
[2023-03-09 07:42:32] [INFO ] Transformed 64 transitions.
[2023-03-09 07:42:32] [INFO ] Parsed PT model containing 39 places and 64 transitions and 185 arcs in 98 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 37 out of 39 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 39/39 places, 64/64 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 38 transition count 64
Applied a total of 1 rules in 10 ms. Remains 38 /39 variables (removed 1) and now considering 64/64 (removed 0) transitions.
// Phase 1: matrix 64 rows 38 cols
[2023-03-09 07:42:32] [INFO ] Computed 7 place invariants in 11 ms
[2023-03-09 07:42:33] [INFO ] Implicit Places using invariants in 243 ms returned []
[2023-03-09 07:42:33] [INFO ] Invariant cache hit.
[2023-03-09 07:42:33] [INFO ] Implicit Places using invariants and state equation in 456 ms returned []
Implicit Place search using SMT with State Equation took 729 ms to find 0 implicit places.
[2023-03-09 07:42:33] [INFO ] Invariant cache hit.
[2023-03-09 07:42:34] [INFO ] Dead Transitions using invariants and state equation in 527 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 38/39 places, 64/64 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1281 ms. Remains : 38/39 places, 64/64 transitions.
Support contains 37 out of 38 places after structural reductions.
[2023-03-09 07:42:34] [INFO ] Flatten gal took : 23 ms
[2023-03-09 07:42:34] [INFO ] Flatten gal took : 8 ms
[2023-03-09 07:42:34] [INFO ] Input system was already deterministic with 64 transitions.
Incomplete random walk after 10019 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 58) seen :31
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 27) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Running SMT prover for 26 properties.
[2023-03-09 07:42:34] [INFO ] Invariant cache hit.
[2023-03-09 07:42:34] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-09 07:42:34] [INFO ] After 27ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:25
[2023-03-09 07:42:34] [INFO ] After 34ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-09 07:42:34] [INFO ] After 194ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-09 07:42:34] [INFO ] [Nat]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-09 07:42:35] [INFO ] After 107ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :26
[2023-03-09 07:42:35] [INFO ] After 268ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :26
Attempting to minimize the solution found.
Minimization took 108 ms.
[2023-03-09 07:42:35] [INFO ] After 485ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :26
Parikh walk visited 25 properties in 173 ms.
Support contains 3 out of 38 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 4 place count 36 transition count 62
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 1 with 20 rules applied. Total rules applied 24 place count 26 transition count 52
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Graph (complete) has 78 edges and 26 vertex of which 25 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 1 with 10 rules applied. Total rules applied 34 place count 25 transition count 43
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 35 place count 25 transition count 42
Free-agglomeration rule applied 5 times.
Iterating global reduction 3 with 5 rules applied. Total rules applied 40 place count 25 transition count 37
Reduce places removed 5 places and 0 transitions.
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 8 rules applied. Total rules applied 48 place count 20 transition count 34
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 4 with 2 rules applied. Total rules applied 50 place count 20 transition count 32
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 54 place count 18 transition count 30
Applied a total of 54 rules in 19 ms. Remains 18 /38 variables (removed 20) and now considering 30/64 (removed 34) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 19 ms. Remains : 18/38 places, 30/64 transitions.
Incomplete random walk after 10006 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=2001 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Finished probabilistic random walk after 1124608 steps, run visited all 1 properties in 1547 ms. (steps per millisecond=726 )
Probabilistic random walk after 1124608 steps, saw 764315 distinct states, run finished after 1547 ms. (steps per millisecond=726 ) properties seen :1
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 5 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 6 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 2 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Applied a total of 3 rules in 3 ms. Remains 36 /38 variables (removed 2) and now considering 63/64 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 36/38 places, 63/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 4 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 63 transitions.
Incomplete random walk after 10033 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=295 ) properties (out of 1) seen :0
Finished Best-First random walk after 2604 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=868 )
FORMULA Angiogenesis-PT-50-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Partial Post-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 0 with 4 rules applied. Total rules applied 7 place count 36 transition count 63
Applied a total of 7 rules in 5 ms. Remains 36 /38 variables (removed 2) and now considering 63/64 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 36/38 places, 63/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 5 place count 36 transition count 63
Applied a total of 5 rules in 4 ms. Remains 36 /38 variables (removed 2) and now considering 63/64 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 36/38 places, 63/64 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:42:37] [INFO ] Input system was already deterministic with 63 transitions.
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 4 ms
[2023-03-09 07:42:37] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:42:37] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-09 07:42:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 38 places, 64 transitions and 184 arcs took 0 ms.
Total runtime 4949 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Angiogenesis-PT-50
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380
CTLFireability

FORMULA Angiogenesis-PT-50-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-50-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-50-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678347998621

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 Angiogenesis-PT-50-CTLFireability-00
lola: time limit : 90 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:716
lola: rewrite Frontend/Parser/formula_rewrite.k:688
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 86 (type FNDP) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 100 (type SRCH) for Angiogenesis-PT-50-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 86 (type FNDP) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 90 (type FNDP) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type EQUN) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SRCH) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 87 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 93 (type SRCH) for Angiogenesis-PT-50-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 90 (type FNDP) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: CANCELED task # 91 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11 (obsolete)
lola: LAUNCH task # 95 (type FNDP) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 98 (type SRCH) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 95 (type FNDP) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 98 (type SRCH) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 96 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:742
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/380/CTLFireability-91.sara.
lola: LAUNCH task # 101 (type FNDP) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type EQUN) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 104 (type SRCH) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 104 (type SRCH) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 101 (type FNDP) for Angiogenesis-PT-50-CTLFireability-11 (obsolete)
lola: CANCELED task # 102 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/380/CTLFireability-96.sara.
sara: place or transition ordering is non-deterministic


lola: FINISHED task # 91 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: FINISHED task # 101 (type FNDP) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 96 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
sara: try reading problem file /home/mcc/execution/380/CTLFireability-102.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 102 (type EQUN) for Angiogenesis-PT-50-CTLFireability-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/240 18/32 Angiogenesis-PT-50-CTLFireability-00 3952455 m, 790491 m/sec, 6500701 t fired, .

Time elapsed: 5 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for Angiogenesis-PT-50-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 80 (type EXCL) for 79 Angiogenesis-PT-50-CTLFireability-14
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 80 (type EXCL) for Angiogenesis-PT-50-CTLFireability-14
lola: result : false
lola: markings : 6
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 77 (type EXCL) for 76 Angiogenesis-PT-50-CTLFireability-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 CTL EXCL 5/276 13/32 Angiogenesis-PT-50-CTLFireability-13 2821583 m, 564316 m/sec, 7483641 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 CTL EXCL 10/276 25/32 Angiogenesis-PT-50-CTLFireability-13 5517514 m, 539186 m/sec, 14314353 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 77 (type EXCL) for Angiogenesis-PT-50-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 74 (type EXCL) for 73 Angiogenesis-PT-50-CTLFireability-12
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 5/297 10/32 Angiogenesis-PT-50-CTLFireability-12 2117717 m, 423543 m/sec, 3486668 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 10/297 18/32 Angiogenesis-PT-50-CTLFireability-12 3951989 m, 366854 m/sec, 6262126 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 CTL EXCL 15/297 25/32 Angiogenesis-PT-50-CTLFireability-12 5677081 m, 345018 m/sec, 8919198 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 74 (type EXCL) for Angiogenesis-PT-50-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 1 0 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 33 (type EXCL) for 30 Angiogenesis-PT-50-CTLFireability-11
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 1 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/323 5/32 Angiogenesis-PT-50-CTLFireability-11 1014433 m, 202886 m/sec, 5218726 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 1 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/323 9/32 Angiogenesis-PT-50-CTLFireability-11 1873969 m, 171907 m/sec, 9910662 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 1 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/323 13/32 Angiogenesis-PT-50-CTLFireability-11 2922050 m, 209616 m/sec, 15205824 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 1 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/323 19/32 Angiogenesis-PT-50-CTLFireability-11 4137183 m, 243026 m/sec, 21370773 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 1 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/323 24/32 Angiogenesis-PT-50-CTLFireability-11 5319822 m, 236527 m/sec, 27430775 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 1 0 23 0 0 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/323 29/32 Angiogenesis-PT-50-CTLFireability-11 6514857 m, 239007 m/sec, 33496158 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 33 (type EXCL) for Angiogenesis-PT-50-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 25 (type EXCL) for 24 Angiogenesis-PT-50-CTLFireability-09
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/352 4/32 Angiogenesis-PT-50-CTLFireability-09 708300 m, 141660 m/sec, 5362017 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/352 7/32 Angiogenesis-PT-50-CTLFireability-09 1421823 m, 142704 m/sec, 10698106 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/352 10/32 Angiogenesis-PT-50-CTLFireability-09 2131390 m, 141913 m/sec, 15976460 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/352 14/32 Angiogenesis-PT-50-CTLFireability-09 3064257 m, 186573 m/sec, 22417108 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/352 19/32 Angiogenesis-PT-50-CTLFireability-09 4255508 m, 238250 m/sec, 30150969 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/352 24/32 Angiogenesis-PT-50-CTLFireability-09 5436727 m, 236243 m/sec, 37820593 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 25 (type EXCL) for Angiogenesis-PT-50-CTLFireability-09
lola: result : true
lola: markings : 5979915
lola: fired transitions : 41421167
lola: time used : 34.000000
lola: memory pages used : 27
lola: LAUNCH task # 22 (type EXCL) for 21 Angiogenesis-PT-50-CTLFireability-08
lola: time limit : 387 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 1/387 3/32 Angiogenesis-PT-50-CTLFireability-08 601694 m, 120338 m/sec, 2323733 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 6/387 11/32 Angiogenesis-PT-50-CTLFireability-08 2285582 m, 336777 m/sec, 10114440 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 11/387 18/32 Angiogenesis-PT-50-CTLFireability-08 4106188 m, 364121 m/sec, 17816567 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 16/387 27/32 Angiogenesis-PT-50-CTLFireability-08 5959385 m, 370639 m/sec, 25253015 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 22 (type EXCL) for Angiogenesis-PT-50-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 19 (type EXCL) for 18 Angiogenesis-PT-50-CTLFireability-07
lola: time limit : 433 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/433 10/32 Angiogenesis-PT-50-CTLFireability-07 2140466 m, 428093 m/sec, 6273449 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/433 18/32 Angiogenesis-PT-50-CTLFireability-07 3921163 m, 356139 m/sec, 11784154 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/433 24/32 Angiogenesis-PT-50-CTLFireability-07 5427824 m, 301332 m/sec, 17108743 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for Angiogenesis-PT-50-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 16 (type EXCL) for 15 Angiogenesis-PT-50-CTLFireability-06
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Angiogenesis-PT-50-CTLFireability-06
lola: result : true
lola: markings : 261653
lola: fired transitions : 425615
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 13 (type EXCL) for 12 Angiogenesis-PT-50-CTLFireability-04
lola: time limit : 574 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/574 17/32 Angiogenesis-PT-50-CTLFireability-04 3807896 m, 761579 m/sec, 6243261 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for Angiogenesis-PT-50-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 10 (type EXCL) for 9 Angiogenesis-PT-50-CTLFireability-03
lola: time limit : 687 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/687 10/32 Angiogenesis-PT-50-CTLFireability-03 2167331 m, 433466 m/sec, 7956788 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/687 19/32 Angiogenesis-PT-50-CTLFireability-03 4285196 m, 423573 m/sec, 15466302 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 16/687 28/32 Angiogenesis-PT-50-CTLFireability-03 6349409 m, 412842 m/sec, 22934435 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for Angiogenesis-PT-50-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 Angiogenesis-PT-50-CTLFireability-02
lola: time limit : 853 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/853 14/32 Angiogenesis-PT-50-CTLFireability-02 3101741 m, 620348 m/sec, 8009311 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/853 26/32 Angiogenesis-PT-50-CTLFireability-02 5772249 m, 534101 m/sec, 14764301 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for Angiogenesis-PT-50-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 83 (type EXCL) for 82 Angiogenesis-PT-50-CTLFireability-15
lola: time limit : 1133 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 AGEF EXCL 5/1133 21/32 Angiogenesis-PT-50-CTLFireability-15 5011363 m, 1002272 m/sec, 8011484 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 83 (type EXCL) for Angiogenesis-PT-50-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 28 (type EXCL) for 27 Angiogenesis-PT-50-CTLFireability-10
lola: time limit : 1694 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 EFAGEF EXCL 5/1694 19/32 Angiogenesis-PT-50-CTLFireability-10 4713577 m, 942715 m/sec, 7552914 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 28 (type EXCL) for Angiogenesis-PT-50-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 Angiogenesis-PT-50-CTLFireability-01
lola: time limit : 3379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3379 11/32 Angiogenesis-PT-50-CTLFireability-01 2303355 m, 460671 m/sec, 8390411 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3379 21/32 Angiogenesis-PT-50-CTLFireability-01 4681049 m, 475538 m/sec, 16628917 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3379 31/32 Angiogenesis-PT-50-CTLFireability-01 6849544 m, 433699 m/sec, 24403520 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for Angiogenesis-PT-50-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-10: EFAGEF 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-11: CONJ 0 0 0 0 23 0 1 10
Angiogenesis-PT-50-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-50-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-50-CTLFireability-00: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-01: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-02: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-03: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-04: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-06: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-07: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-08: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-09: CTL true CTL model checker
Angiogenesis-PT-50-CTLFireability-10: EFAGEF unknown AGGR
Angiogenesis-PT-50-CTLFireability-11: CONJ unknown CONJ
Angiogenesis-PT-50-CTLFireability-12: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-13: CTL unknown AGGR
Angiogenesis-PT-50-CTLFireability-14: CTL false CTL model checker
Angiogenesis-PT-50-CTLFireability-15: AGEF unknown AGGR


Time elapsed: 241 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Angiogenesis-PT-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Angiogenesis-PT-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595400362"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Angiogenesis-PT-50.tgz
mv Angiogenesis-PT-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;