Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595300330.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Angiogenesis-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595300330
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 6.6K Feb 26 14:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 14:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K Feb 26 14:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 33K Feb 26 14:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 14:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 14:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 14:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 33K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-00
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-01
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-02
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-03
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-04
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-05
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-06
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-07
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-08
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-09
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-10
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-11
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-12
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-13
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-14
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678347272868

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Angiogenesis-PT-10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 07:34:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 07:34:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 07:34:36] [INFO ] Load time of PNML (sax parser for PT used): 57 ms
[2023-03-09 07:34:36] [INFO ] Transformed 39 places.
[2023-03-09 07:34:36] [INFO ] Transformed 64 transitions.
[2023-03-09 07:34:36] [INFO ] Parsed PT model containing 39 places and 64 transitions and 185 arcs in 229 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 7 ms.
Initial state reduction rules removed 1 formulas.
FORMULA Angiogenesis-PT-10-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 35 out of 39 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 39/39 places, 64/64 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 38 transition count 64
Applied a total of 1 rules in 10 ms. Remains 38 /39 variables (removed 1) and now considering 64/64 (removed 0) transitions.
// Phase 1: matrix 64 rows 38 cols
[2023-03-09 07:34:36] [INFO ] Computed 7 place invariants in 11 ms
[2023-03-09 07:34:36] [INFO ] Implicit Places using invariants in 524 ms returned []
[2023-03-09 07:34:36] [INFO ] Invariant cache hit.
[2023-03-09 07:34:36] [INFO ] Implicit Places using invariants and state equation in 200 ms returned []
Implicit Place search using SMT with State Equation took 753 ms to find 0 implicit places.
[2023-03-09 07:34:36] [INFO ] Invariant cache hit.
[2023-03-09 07:34:37] [INFO ] Dead Transitions using invariants and state equation in 251 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 38/39 places, 64/64 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1028 ms. Remains : 38/39 places, 64/64 transitions.
Support contains 35 out of 38 places after structural reductions.
[2023-03-09 07:34:37] [INFO ] Flatten gal took : 27 ms
[2023-03-09 07:34:37] [INFO ] Flatten gal took : 13 ms
[2023-03-09 07:34:37] [INFO ] Input system was already deterministic with 64 transitions.
Incomplete random walk after 10002 steps, including 2 resets, run finished after 230 ms. (steps per millisecond=43 ) properties (out of 42) seen :31
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 11) seen :8
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-09 07:34:37] [INFO ] Invariant cache hit.
[2023-03-09 07:34:37] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2023-03-09 07:34:38] [INFO ] After 26ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-09 07:34:38] [INFO ] After 38ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 07:34:38] [INFO ] After 82ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 07:34:38] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-09 07:34:38] [INFO ] After 21ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 07:34:38] [INFO ] After 31ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-09 07:34:38] [INFO ] After 73ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 4 out of 38 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 4 place count 36 transition count 62
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 6 place count 35 transition count 61
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Graph (complete) has 108 edges and 35 vertex of which 34 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 1 with 2 rules applied. Total rules applied 8 place count 34 transition count 60
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 9 place count 34 transition count 59
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 13 place count 32 transition count 59
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 15 place count 32 transition count 57
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 4 with 2 rules applied. Total rules applied 17 place count 32 transition count 55
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 4 with 2 rules applied. Total rules applied 19 place count 32 transition count 53
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 23 place count 30 transition count 51
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 27 place count 30 transition count 51
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 30 place count 30 transition count 51
Applied a total of 30 rules in 37 ms. Remains 30 /38 variables (removed 8) and now considering 51/64 (removed 13) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 37 ms. Remains : 30/38 places, 51/64 transitions.
Finished random walk after 6169 steps, including 9 resets, run visited all 1 properties in 8 ms. (steps per millisecond=771 )
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 6 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 5 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 4 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 4 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 5 place count 36 transition count 63
Applied a total of 5 rules in 5 ms. Remains 36 /38 variables (removed 2) and now considering 63/64 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 36/38 places, 63/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Applied a total of 3 rules in 3 ms. Remains 36 /38 variables (removed 2) and now considering 63/64 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 36/38 places, 63/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 5 place count 36 transition count 63
Applied a total of 5 rules in 4 ms. Remains 36 /38 variables (removed 2) and now considering 63/64 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 36/38 places, 63/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 63 transitions.
Finished random walk after 1475 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=491 )
FORMULA Angiogenesis-PT-10-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 38 transition count 63
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 36 transition count 63
Partial Post-agglomeration rule applied 7 times.
Drop transitions removed 7 transitions
Iterating global reduction 0 with 7 rules applied. Total rules applied 10 place count 36 transition count 63
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 11 place count 36 transition count 62
Applied a total of 11 rules in 5 ms. Remains 36 /38 variables (removed 2) and now considering 62/64 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 36/38 places, 62/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 0 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 38/38 places, 64/64 transitions.
Applied a total of 0 rules in 1 ms. Remains 38 /38 variables (removed 0) and now considering 64/64 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 38/38 places, 64/64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Input system was already deterministic with 64 transitions.
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 3 ms
[2023-03-09 07:34:38] [INFO ] Flatten gal took : 2 ms
[2023-03-09 07:34:38] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-09 07:34:38] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 38 places, 64 transitions and 184 arcs took 1 ms.
Total runtime 2562 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Angiogenesis-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA Angiogenesis-PT-10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-10-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-10-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Angiogenesis-PT-10-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678347549551

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 4 (type EXCL) for 3 Angiogenesis-PT-10-CTLFireability-01
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 59 (type FNDP) for 37 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type EQUN) for 37 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 37 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SRCH) for Angiogenesis-PT-10-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 59 (type FNDP) for Angiogenesis-PT-10-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 60 (type EQUN) for Angiogenesis-PT-10-CTLFireability-13 (obsolete)
lola: FINISHED task # 60 (type EQUN) for Angiogenesis-PT-10-CTLFireability-13
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:730
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/211 11/32 Angiogenesis-PT-10-CTLFireability-01 2491567 m, 498313 m/sec, 7252574 t fired, .

Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/211 20/32 Angiogenesis-PT-10-CTLFireability-01 4679307 m, 437548 m/sec, 13736637 t fired, .

Time elapsed: 10 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/211 29/32 Angiogenesis-PT-10-CTLFireability-01 6857879 m, 435714 m/sec, 20280242 t fired, .

Time elapsed: 15 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for Angiogenesis-PT-10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 56 (type EXCL) for 55 Angiogenesis-PT-10-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for Angiogenesis-PT-10-CTLFireability-15
lola: result : false
lola: markings : 27521
lola: fired transitions : 49035
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 Angiogenesis-PT-10-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for Angiogenesis-PT-10-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 Angiogenesis-PT-10-CTLFireability-12
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/255 6/32 Angiogenesis-PT-10-CTLFireability-12 1377953 m, 275590 m/sec, 6562133 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/255 12/32 Angiogenesis-PT-10-CTLFireability-12 2645941 m, 253597 m/sec, 12637786 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/255 17/32 Angiogenesis-PT-10-CTLFireability-12 3798007 m, 230413 m/sec, 18184807 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/255 22/32 Angiogenesis-PT-10-CTLFireability-12 5009150 m, 242228 m/sec, 23984808 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/255 27/32 Angiogenesis-PT-10-CTLFireability-12 6191607 m, 236491 m/sec, 29671260 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/255 32/32 Angiogenesis-PT-10-CTLFireability-12 7398012 m, 241281 m/sec, 35448519 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 35 (type EXCL) for Angiogenesis-PT-10-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 32 (type EXCL) for 31 Angiogenesis-PT-10-CTLFireability-09
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/272 11/32 Angiogenesis-PT-10-CTLFireability-09 2540860 m, 508172 m/sec, 6366923 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/272 19/32 Angiogenesis-PT-10-CTLFireability-09 4337022 m, 359232 m/sec, 11970648 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/272 26/32 Angiogenesis-PT-10-CTLFireability-09 5968961 m, 326387 m/sec, 17198790 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/272 32/32 Angiogenesis-PT-10-CTLFireability-09 7436491 m, 293506 m/sec, 22393762 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 32 (type EXCL) for Angiogenesis-PT-10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 29 (type EXCL) for 24 Angiogenesis-PT-10-CTLFireability-08
lola: time limit : 293 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/293 7/32 Angiogenesis-PT-10-CTLFireability-08 1539828 m, 307965 m/sec, 6687276 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/293 13/32 Angiogenesis-PT-10-CTLFireability-08 2909084 m, 273851 m/sec, 12632019 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/293 18/32 Angiogenesis-PT-10-CTLFireability-08 4245989 m, 267381 m/sec, 18330048 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/293 24/32 Angiogenesis-PT-10-CTLFireability-08 5568063 m, 264414 m/sec, 23878181 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/293 29/32 Angiogenesis-PT-10-CTLFireability-08 6892906 m, 264968 m/sec, 29596594 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 29 (type EXCL) for Angiogenesis-PT-10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 27 (type EXCL) for 24 Angiogenesis-PT-10-CTLFireability-08
lola: time limit : 317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for Angiogenesis-PT-10-CTLFireability-08
lola: result : false
lola: markings : 2
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Angiogenesis-PT-10-CTLFireability-06
lola: time limit : 349 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Angiogenesis-PT-10-CTLFireability-06
lola: result : false
lola: markings : 195692
lola: fired transitions : 332331
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Angiogenesis-PT-10-CTLFireability-05
lola: time limit : 387 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/387 5/32 Angiogenesis-PT-10-CTLFireability-05 1031296 m, 206259 m/sec, 6187292 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/387 9/32 Angiogenesis-PT-10-CTLFireability-05 2010770 m, 195894 m/sec, 12527464 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/387 13/32 Angiogenesis-PT-10-CTLFireability-05 2877440 m, 173334 m/sec, 18602407 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/387 16/32 Angiogenesis-PT-10-CTLFireability-05 3758466 m, 176205 m/sec, 24674138 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/387 20/32 Angiogenesis-PT-10-CTLFireability-05 4575780 m, 163462 m/sec, 30726216 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/387 23/32 Angiogenesis-PT-10-CTLFireability-05 5364865 m, 157817 m/sec, 36576406 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/387 26/32 Angiogenesis-PT-10-CTLFireability-05 6166951 m, 160417 m/sec, 42493082 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 39/387 30/32 Angiogenesis-PT-10-CTLFireability-05 6963573 m, 159324 m/sec, 48417350 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for Angiogenesis-PT-10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 Angiogenesis-PT-10-CTLFireability-03
lola: time limit : 430 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/430 6/32 Angiogenesis-PT-10-CTLFireability-03 1221898 m, 244379 m/sec, 7899491 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/430 10/32 Angiogenesis-PT-10-CTLFireability-03 2362673 m, 228155 m/sec, 15269568 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 16/430 15/32 Angiogenesis-PT-10-CTLFireability-03 3467755 m, 221016 m/sec, 22415668 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 21/430 20/32 Angiogenesis-PT-10-CTLFireability-03 4559812 m, 218411 m/sec, 29521023 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 26/430 24/32 Angiogenesis-PT-10-CTLFireability-03 5654090 m, 218855 m/sec, 36586460 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 31/430 29/32 Angiogenesis-PT-10-CTLFireability-03 6728911 m, 214964 m/sec, 43507335 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for Angiogenesis-PT-10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 Angiogenesis-PT-10-CTLFireability-02
lola: time limit : 487 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Angiogenesis-PT-10-CTLFireability-02
lola: result : true
lola: markings : 540187
lola: fired transitions : 1076937
lola: time used : 0.000000
lola: memory pages used : 3
lola: LAUNCH task # 1 (type EXCL) for 0 Angiogenesis-PT-10-CTLFireability-00
lola: time limit : 568 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/568 5/32 Angiogenesis-PT-10-CTLFireability-00 1024896 m, 204979 m/sec, 4886552 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/568 9/32 Angiogenesis-PT-10-CTLFireability-00 2101696 m, 215360 m/sec, 11032313 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/568 13/32 Angiogenesis-PT-10-CTLFireability-00 2979474 m, 175555 m/sec, 16656534 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/568 17/32 Angiogenesis-PT-10-CTLFireability-00 3801838 m, 164472 m/sec, 22369117 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/568 20/32 Angiogenesis-PT-10-CTLFireability-00 4595269 m, 158686 m/sec, 27983559 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/568 23/32 Angiogenesis-PT-10-CTLFireability-00 5331652 m, 147276 m/sec, 33373525 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/568 26/32 Angiogenesis-PT-10-CTLFireability-00 5997149 m, 133099 m/sec, 38891843 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/568 29/32 Angiogenesis-PT-10-CTLFireability-00 6731229 m, 146816 m/sec, 44196316 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/568 32/32 Angiogenesis-PT-10-CTLFireability-00 7418396 m, 137433 m/sec, 49417706 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for Angiogenesis-PT-10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 22 (type EXCL) for 21 Angiogenesis-PT-10-CTLFireability-07
lola: time limit : 671 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Angiogenesis-PT-10-CTLFireability-07
lola: result : true
lola: markings : 13
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 37 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 839 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 2 1 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 AGEF EXCL 5/839 15/32 Angiogenesis-PT-10-CTLFireability-13 3761138 m, 752227 m/sec, 6526249 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 2 1 0 7 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 AGEF EXCL 10/839 28/32 Angiogenesis-PT-10-CTLFireability-13 7211233 m, 690019 m/sec, 12586851 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 62 (type EXCL) for Angiogenesis-PT-10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 2 0 0 7 0 1 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 58 (type EXCL) for 37 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 1114 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 1 1 0 7 0 1 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 AGEF EXCL 5/1114 16/32 Angiogenesis-PT-10-CTLFireability-13 3965914 m, 793182 m/sec, 6931812 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 1 1 0 7 0 1 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 AGEF EXCL 10/1114 29/32 Angiogenesis-PT-10-CTLFireability-13 7497267 m, 706270 m/sec, 13193683 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 58 (type EXCL) for Angiogenesis-PT-10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 1 0 0 7 0 2 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 50 (type EXCL) for 37 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 1664 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Angiogenesis-PT-10-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Angiogenesis-PT-10-CTLFireability-04
lola: time limit : 3329 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Angiogenesis-PT-10-CTLFireability-04
lola: result : true
lola: markings : 54189
lola: fired transitions : 95346
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-00: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-01: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-03: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-04: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-05: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-08: DISJ unknown DISJ
Angiogenesis-PT-10-CTLFireability-09: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-12: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-13: DISJ unknown DISJ
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker


Time elapsed: 271 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Angiogenesis-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Angiogenesis-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595300330"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Angiogenesis-PT-10.tgz
mv Angiogenesis-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;