Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595300306.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AirplaneLD-PT-4000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595300306
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 89M
-rw-r--r-- 1 mcc users 2.8M Feb 26 15:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 8.9M Feb 26 15:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 1.6M Feb 26 13:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 8.7M Feb 26 13:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 734K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.7M Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.1M Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 4.1M Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.3M Feb 26 19:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17M Feb 26 19:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0M Feb 26 17:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17M Feb 26 17:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 191K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 358K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 18M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-00
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-01
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-02
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-03
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-04
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-05
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-06
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-07
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-08
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-09
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-10
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-11
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-12
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-13
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-14
FORMULA_NAME AirplaneLD-PT-4000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678346769449

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-4000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 07:26:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 07:26:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 07:26:12] [INFO ] Load time of PNML (sax parser for PT used): 793 ms
[2023-03-09 07:26:12] [INFO ] Transformed 28019 places.
[2023-03-09 07:26:12] [INFO ] Transformed 32008 transitions.
[2023-03-09 07:26:12] [INFO ] Parsed PT model containing 28019 places and 32008 transitions and 122028 arcs in 1043 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 247 ms.
Reduce places removed 12002 places and 0 transitions.
Support contains 12018 out of 16017 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 16017/16017 places, 32008/32008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 16014 transition count 32008
Discarding 3995 places :
Symmetric choice reduction at 1 with 3995 rule applications. Total rules 3998 place count 12019 transition count 28013
Iterating global reduction 1 with 3995 rules applied. Total rules applied 7993 place count 12019 transition count 28013
Ensure Unique test removed 3995 transitions
Reduce isomorphic transitions removed 3995 transitions.
Iterating post reduction 1 with 3995 rules applied. Total rules applied 11988 place count 12019 transition count 24018
Applied a total of 11988 rules in 543 ms. Remains 12019 /16017 variables (removed 3998) and now considering 24018/32008 (removed 7990) transitions.
// Phase 1: matrix 24018 rows 12019 cols
[2023-03-09 07:26:30] [INFO ] Computed 1 place invariants in 15362 ms
[2023-03-09 07:26:31] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-09 07:26:31] [INFO ] Implicit Places using invariants in 17037 ms returned []
Implicit Place search using SMT only with invariants took 17071 ms to find 0 implicit places.
[2023-03-09 07:26:31] [INFO ] Invariant cache hit.
[2023-03-09 07:26:33] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-09 07:26:33] [INFO ] Dead Transitions using invariants and state equation in 1180 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 12019/16017 places, 24018/32008 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18801 ms. Remains : 12019/16017 places, 24018/32008 transitions.
Support contains 12018 out of 12019 places after structural reductions.
[2023-03-09 07:26:35] [INFO ] Flatten gal took : 1163 ms
[2023-03-09 07:26:41] [INFO ] Flatten gal took : 1095 ms
[2023-03-09 07:26:48] [INFO ] Input system was already deterministic with 24018 transitions.
Incomplete random walk after 10000 steps, including 1291 resets, run finished after 25113 ms. (steps per millisecond=0 ) properties (out of 43) seen :15
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 344 ms. (steps per millisecond=2 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 86 ms. (steps per millisecond=11 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 84 ms. (steps per millisecond=11 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 201 ms. (steps per millisecond=4 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 192 ms. (steps per millisecond=5 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 92 ms. (steps per millisecond=10 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 82 ms. (steps per millisecond=12 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 200 ms. (steps per millisecond=5 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 82 ms. (steps per millisecond=12 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 87 ms. (steps per millisecond=11 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 94 ms. (steps per millisecond=10 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 82 ms. (steps per millisecond=12 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Running SMT prover for 28 properties.
[2023-03-09 07:27:15] [INFO ] Invariant cache hit.
[2023-03-09 07:27:24] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 8 ms returned sat
[2023-03-09 07:27:25] [INFO ] After 9660ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:28
[2023-03-09 07:27:33] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 5 ms returned sat
[2023-03-09 07:27:50] [INFO ] After 9926ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :27
[2023-03-09 07:27:50] [INFO ] After 9982ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :27
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-09 07:27:50] [INFO ] After 25101ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :27
Fused 28 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 12013 out of 12019 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Graph (complete) has 14022 edges and 12019 vertex of which 12018 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.30 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 12018 transition count 24017
Free-agglomeration rule applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 12018 transition count 24016
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 12017 transition count 24016
Applied a total of 4 rules in 351 ms. Remains 12017 /12019 variables (removed 2) and now considering 24016/24018 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 355 ms. Remains : 12017/12019 places, 24016/24018 transitions.
Incomplete random walk after 10000 steps, including 1426 resets, run finished after 27859 ms. (steps per millisecond=0 ) properties (out of 28) seen :1
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 313 ms. (steps per millisecond=3 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 81 ms. (steps per millisecond=12 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 82 ms. (steps per millisecond=12 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 207 ms. (steps per millisecond=4 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 193 ms. (steps per millisecond=5 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 91 ms. (steps per millisecond=11 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 80 ms. (steps per millisecond=12 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 205 ms. (steps per millisecond=4 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 82 ms. (steps per millisecond=12 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 84 ms. (steps per millisecond=11 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 94 ms. (steps per millisecond=10 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 82 ms. (steps per millisecond=12 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Interrupted probabilistic random walk after 740297 steps, run timeout after 87001 ms. (steps per millisecond=8 ) properties seen :{0=1, 1=1, 2=1, 5=1, 6=1, 8=1, 11=1, 12=1, 13=1, 14=1, 15=1, 16=1, 17=1, 18=1, 19=1, 20=1, 23=1, 24=1, 25=1, 26=1}
Probabilistic random walk after 740297 steps, saw 297611 distinct states, run finished after 87005 ms. (steps per millisecond=8 ) properties seen :20
Running SMT prover for 7 properties.
// Phase 1: matrix 24016 rows 12017 cols
[2023-03-09 07:30:02] [INFO ] Computed 1 place invariants in 14458 ms
[2023-03-09 07:30:05] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 4 ms returned sat
[2023-03-09 07:30:05] [INFO ] After 3555ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-09 07:30:08] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 21 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-09 07:30:30] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-09 07:30:30] [INFO ] After 25027ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:7
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 8009 out of 12017 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 12017/12017 places, 24016/24016 transitions.
Discarding 4003 places :
Symmetric choice reduction at 0 with 4003 rule applications. Total rules 4003 place count 8014 transition count 20013
Iterating global reduction 0 with 4003 rules applied. Total rules applied 8006 place count 8014 transition count 20013
Ensure Unique test removed 4003 transitions
Reduce isomorphic transitions removed 4003 transitions.
Iterating post reduction 0 with 4003 rules applied. Total rules applied 12009 place count 8014 transition count 16010
Applied a total of 12009 rules in 535 ms. Remains 8014 /12017 variables (removed 4003) and now considering 16010/24016 (removed 8006) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 535 ms. Remains : 8014/12017 places, 16010/24016 transitions.
[2023-03-09 07:30:32] [INFO ] Flatten gal took : 947 ms
[2023-03-09 07:30:39] [INFO ] Flatten gal took : 1178 ms
[2023-03-09 07:30:46] [INFO ] Input system was already deterministic with 24018 transitions.
Computed a total of 12019 stabilizing places and 24018 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 12019 transition count 24018
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA AirplaneLD-PT-4000-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-4000-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 6001 places :
Symmetric choice reduction at 0 with 6001 rule applications. Total rules 6001 place count 6018 transition count 18017
Iterating global reduction 0 with 6001 rules applied. Total rules applied 12002 place count 6018 transition count 18017
Ensure Unique test removed 6001 transitions
Reduce isomorphic transitions removed 6001 transitions.
Iterating post reduction 0 with 6001 rules applied. Total rules applied 18003 place count 6018 transition count 12016
Applied a total of 18003 rules in 545 ms. Remains 6018 /12019 variables (removed 6001) and now considering 12016/24018 (removed 12002) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 547 ms. Remains : 6018/12019 places, 12016/24018 transitions.
[2023-03-09 07:30:47] [INFO ] Flatten gal took : 280 ms
[2023-03-09 07:30:47] [INFO ] Flatten gal took : 349 ms
[2023-03-09 07:30:48] [INFO ] Input system was already deterministic with 12016 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 2003 places :
Symmetric choice reduction at 0 with 2003 rule applications. Total rules 2003 place count 10016 transition count 22015
Iterating global reduction 0 with 2003 rules applied. Total rules applied 4006 place count 10016 transition count 22015
Ensure Unique test removed 2003 transitions
Reduce isomorphic transitions removed 2003 transitions.
Iterating post reduction 0 with 2003 rules applied. Total rules applied 6009 place count 10016 transition count 20012
Applied a total of 6009 rules in 205 ms. Remains 10016 /12019 variables (removed 2003) and now considering 20012/24018 (removed 4006) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 206 ms. Remains : 10016/12019 places, 20012/24018 transitions.
[2023-03-09 07:30:49] [INFO ] Flatten gal took : 527 ms
[2023-03-09 07:30:50] [INFO ] Flatten gal took : 605 ms
[2023-03-09 07:30:51] [INFO ] Input system was already deterministic with 20012 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 4003 places :
Symmetric choice reduction at 0 with 4003 rule applications. Total rules 4003 place count 8016 transition count 20015
Iterating global reduction 0 with 4003 rules applied. Total rules applied 8006 place count 8016 transition count 20015
Ensure Unique test removed 4003 transitions
Reduce isomorphic transitions removed 4003 transitions.
Iterating post reduction 0 with 4003 rules applied. Total rules applied 12009 place count 8016 transition count 16012
Applied a total of 12009 rules in 960 ms. Remains 8016 /12019 variables (removed 4003) and now considering 16012/24018 (removed 8006) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 961 ms. Remains : 8016/12019 places, 16012/24018 transitions.
[2023-03-09 07:30:52] [INFO ] Flatten gal took : 356 ms
[2023-03-09 07:30:53] [INFO ] Flatten gal took : 503 ms
[2023-03-09 07:30:54] [INFO ] Input system was already deterministic with 16012 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 2003 places :
Symmetric choice reduction at 0 with 2003 rule applications. Total rules 2003 place count 10016 transition count 22015
Iterating global reduction 0 with 2003 rules applied. Total rules applied 4006 place count 10016 transition count 22015
Ensure Unique test removed 2003 transitions
Reduce isomorphic transitions removed 2003 transitions.
Iterating post reduction 0 with 2003 rules applied. Total rules applied 6009 place count 10016 transition count 20012
Applied a total of 6009 rules in 201 ms. Remains 10016 /12019 variables (removed 2003) and now considering 20012/24018 (removed 4006) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 201 ms. Remains : 10016/12019 places, 20012/24018 transitions.
[2023-03-09 07:30:55] [INFO ] Flatten gal took : 471 ms
[2023-03-09 07:30:55] [INFO ] Flatten gal took : 574 ms
[2023-03-09 07:30:57] [INFO ] Input system was already deterministic with 20012 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 8001 places :
Symmetric choice reduction at 0 with 8001 rule applications. Total rules 8001 place count 4018 transition count 16017
Iterating global reduction 0 with 8001 rules applied. Total rules applied 16002 place count 4018 transition count 16017
Ensure Unique test removed 8001 transitions
Reduce isomorphic transitions removed 8001 transitions.
Iterating post reduction 0 with 8001 rules applied. Total rules applied 24003 place count 4018 transition count 8016
Applied a total of 24003 rules in 423 ms. Remains 4018 /12019 variables (removed 8001) and now considering 8016/24018 (removed 16002) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 423 ms. Remains : 4018/12019 places, 8016/24018 transitions.
[2023-03-09 07:30:58] [INFO ] Flatten gal took : 176 ms
[2023-03-09 07:30:58] [INFO ] Flatten gal took : 231 ms
[2023-03-09 07:30:58] [INFO ] Input system was already deterministic with 8016 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 8001 places :
Symmetric choice reduction at 0 with 8001 rule applications. Total rules 8001 place count 4018 transition count 16017
Iterating global reduction 0 with 8001 rules applied. Total rules applied 16002 place count 4018 transition count 16017
Ensure Unique test removed 8001 transitions
Reduce isomorphic transitions removed 8001 transitions.
Iterating post reduction 0 with 8001 rules applied. Total rules applied 24003 place count 4018 transition count 8016
Applied a total of 24003 rules in 416 ms. Remains 4018 /12019 variables (removed 8001) and now considering 8016/24018 (removed 16002) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 416 ms. Remains : 4018/12019 places, 8016/24018 transitions.
[2023-03-09 07:30:59] [INFO ] Flatten gal took : 199 ms
[2023-03-09 07:30:59] [INFO ] Flatten gal took : 302 ms
[2023-03-09 07:31:00] [INFO ] Input system was already deterministic with 8016 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Applied a total of 0 rules in 143 ms. Remains 12019 /12019 variables (removed 0) and now considering 24018/24018 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 144 ms. Remains : 12019/12019 places, 24018/24018 transitions.
[2023-03-09 07:31:01] [INFO ] Flatten gal took : 563 ms
[2023-03-09 07:31:01] [INFO ] Flatten gal took : 670 ms
[2023-03-09 07:31:03] [INFO ] Input system was already deterministic with 24018 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Discarding 6003 places :
Symmetric choice reduction at 0 with 6003 rule applications. Total rules 6003 place count 6016 transition count 18015
Iterating global reduction 0 with 6003 rules applied. Total rules applied 12006 place count 6016 transition count 18015
Ensure Unique test removed 6003 transitions
Reduce isomorphic transitions removed 6003 transitions.
Iterating post reduction 0 with 6003 rules applied. Total rules applied 18009 place count 6016 transition count 12012
Applied a total of 18009 rules in 276 ms. Remains 6016 /12019 variables (removed 6003) and now considering 12012/24018 (removed 12006) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 277 ms. Remains : 6016/12019 places, 12012/24018 transitions.
[2023-03-09 07:31:03] [INFO ] Flatten gal took : 291 ms
[2023-03-09 07:31:04] [INFO ] Flatten gal took : 376 ms
[2023-03-09 07:31:05] [INFO ] Input system was already deterministic with 12012 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Applied a total of 0 rules in 36 ms. Remains 12019 /12019 variables (removed 0) and now considering 24018/24018 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 49 ms. Remains : 12019/12019 places, 24018/24018 transitions.
[2023-03-09 07:31:05] [INFO ] Flatten gal took : 559 ms
[2023-03-09 07:31:06] [INFO ] Flatten gal took : 674 ms
[2023-03-09 07:31:07] [INFO ] Input system was already deterministic with 24018 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Applied a total of 0 rules in 35 ms. Remains 12019 /12019 variables (removed 0) and now considering 24018/24018 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 12019/12019 places, 24018/24018 transitions.
[2023-03-09 07:31:08] [INFO ] Flatten gal took : 594 ms
[2023-03-09 07:31:09] [INFO ] Flatten gal took : 674 ms
[2023-03-09 07:31:10] [INFO ] Input system was already deterministic with 24018 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Applied a total of 0 rules in 38 ms. Remains 12019 /12019 variables (removed 0) and now considering 24018/24018 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 39 ms. Remains : 12019/12019 places, 24018/24018 transitions.
[2023-03-09 07:31:11] [INFO ] Flatten gal took : 559 ms
[2023-03-09 07:31:11] [INFO ] Flatten gal took : 607 ms
[2023-03-09 07:31:13] [INFO ] Input system was already deterministic with 24018 transitions.
Starting structural reductions in LTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Applied a total of 0 rules in 39 ms. Remains 12019 /12019 variables (removed 0) and now considering 24018/24018 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 12019/12019 places, 24018/24018 transitions.
[2023-03-09 07:31:13] [INFO ] Flatten gal took : 560 ms
[2023-03-09 07:31:14] [INFO ] Flatten gal took : 652 ms
[2023-03-09 07:31:15] [INFO ] Input system was already deterministic with 24018 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Applied a total of 0 rules in 134 ms. Remains 12019 /12019 variables (removed 0) and now considering 24018/24018 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 135 ms. Remains : 12019/12019 places, 24018/24018 transitions.
[2023-03-09 07:31:16] [INFO ] Flatten gal took : 602 ms
[2023-03-09 07:31:17] [INFO ] Flatten gal took : 642 ms
[2023-03-09 07:31:18] [INFO ] Input system was already deterministic with 24018 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 12019/12019 places, 24018/24018 transitions.
Graph (complete) has 14022 edges and 12019 vertex of which 8018 are kept as prefixes of interest. Removing 4001 places using SCC suffix rule.15 ms
Discarding 4001 places :
Also discarding 4000 output transitions
Drop transitions removed 4000 transitions
Ensure Unique test removed 3999 transitions
Reduce isomorphic transitions removed 3999 transitions.
Iterating post reduction 0 with 3999 rules applied. Total rules applied 4000 place count 8018 transition count 16019
Discarding 7999 places :
Symmetric choice reduction at 1 with 7999 rule applications. Total rules 11999 place count 19 transition count 8020
Iterating global reduction 1 with 7999 rules applied. Total rules applied 19998 place count 19 transition count 8020
Ensure Unique test removed 7999 transitions
Reduce isomorphic transitions removed 7999 transitions.
Iterating post reduction 1 with 7999 rules applied. Total rules applied 27997 place count 19 transition count 21
Applied a total of 27997 rules in 400 ms. Remains 19 /12019 variables (removed 12000) and now considering 21/24018 (removed 23997) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 413 ms. Remains : 19/12019 places, 21/24018 transitions.
[2023-03-09 07:31:18] [INFO ] Flatten gal took : 0 ms
[2023-03-09 07:31:18] [INFO ] Flatten gal took : 0 ms
[2023-03-09 07:31:18] [INFO ] Input system was already deterministic with 21 transitions.
[2023-03-09 07:31:20] [INFO ] Flatten gal took : 1030 ms
[2023-03-09 07:31:26] [INFO ] Flatten gal took : 1041 ms
[2023-03-09 07:31:30] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 165 ms.
[2023-03-09 07:31:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 12019 places, 24018 transitions and 50045 arcs took 67 ms.
Total runtime 319509 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT AirplaneLD-PT-4000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380
CTLFireability

BK_STOP 1678349157634

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLFireability.xml
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 520 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-4000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AirplaneLD-PT-4000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595300306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-4000.tgz
mv AirplaneLD-PT-4000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;