Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595200254.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AirplaneLD-PT-0020, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595200254
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 936K
-rw-r--r-- 1 mcc users 24K Feb 26 11:15 CTLCardinality.txt
-rw-r--r-- 1 mcc users 142K Feb 26 11:15 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 11:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 26 11:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 8.4K Feb 25 15:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 39K Feb 25 15:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 15:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 35K Feb 25 15:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 26K Feb 26 11:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Feb 26 11:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 34K Feb 26 11:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 242K Feb 26 11:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.6K Feb 25 15:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 91K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-00
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-01
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-02
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-03
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-04
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-05
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-06
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-07
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-08
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-09
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-10
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-11
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-12
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-13
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-14
FORMULA_NAME AirplaneLD-PT-0020-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678345112207

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-0020
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 06:58:34] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 06:58:34] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 06:58:35] [INFO ] Load time of PNML (sax parser for PT used): 53 ms
[2023-03-09 06:58:35] [INFO ] Transformed 159 places.
[2023-03-09 06:58:35] [INFO ] Transformed 168 transitions.
[2023-03-09 06:58:35] [INFO ] Parsed PT model containing 159 places and 168 transitions and 638 arcs in 225 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 16 ms.
Working with output stream class java.io.PrintStream
Reduce places removed 62 places and 0 transitions.
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 1252 resets, run finished after 291 ms. (steps per millisecond=34 ) properties (out of 9) seen :2
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 52 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 38 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 38 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 26 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 28 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
// Phase 1: matrix 168 rows 97 cols
[2023-03-09 06:58:35] [INFO ] Computed 3 place invariants in 8 ms
[2023-03-09 06:58:35] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-09 06:58:35] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-09 06:58:35] [INFO ] After 313ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:6
[2023-03-09 06:58:36] [INFO ] [Nat]Absence check using 2 positive place invariants in 3 ms returned sat
[2023-03-09 06:58:36] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-09 06:58:36] [INFO ] After 188ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :0
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 1374 ms.
starting LoLA
BK_INPUT AirplaneLD-PT-0020
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0020-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678345116592

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 0 AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 0 AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 0 AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/SRCH) for 0 AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: result : false
lola: markings : 103
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 52 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: result : false
lola: markings : 157
lola: fired transitions : 388
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 50 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-00 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 65 (type SKEL/FNDP) for 9 AirplaneLD-PT-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/EQUN) for 9 AirplaneLD-PT-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SKEL/SRCH) for 9 AirplaneLD-PT-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/SRCH) for 9 AirplaneLD-PT-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-03
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 16 (type CNST) for 15 AirplaneLD-PT-0020-ReachabilityCardinality-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: CANCELED task # 65 (type FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 66 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 69 (type SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-03 (obsolete)
lola: FINISHED task # 16 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-05
lola: result : true
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 19 (type CNST) for 18 AirplaneLD-PT-0020-ReachabilityCardinality-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 57 (type SKEL/FNDP) for 6 AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/EQUN) for 6 AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 6 AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 19 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-06
lola: result : true
lola: LAUNCH task # 61 (type SKEL/SRCH) for 6 AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 61 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: result : false
lola: markings : 125
lola: fired transitions : 124
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 58 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 60 (type SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-02 (obsolete)
lola: FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: result : false
lola: markings : 141
lola: fired transitions : 364
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-66.sara.
sara: place or transition ordering is non-deterministic
lola: LAUNCH INITIAL
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 34 (type CNST) for 33 AirplaneLD-PT-0020-ReachabilityCardinality-11
lola: sara: place or transition ordering is non-deterministic
time limit : 0 sec
lola: memory limit: 0 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.


sara: place or transition ordering is non-deterministic
lola: FINISHED task # 34 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-11
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type CNST) for 36 AirplaneLD-PT-0020-ReachabilityCardinality-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 37 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-12
lola: result : true

lola: planning for AirplaneLD-PT-0020-ReachabilityCardinality-02 stopped (result already fixed).
lola: planning for AirplaneLD-PT-0020-ReachabilityCardinality-00 stopped (result already fixed).
lola: FINISHED task # 66 (type SKEL/EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-03
lola: result : false
lola: FINISHED task # 58 (type SKEL/EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-02
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: planning for AirplaneLD-PT-0020-ReachabilityCardinality-03 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 74 (type SKEL/FNDP) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/EQUN) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SKEL/SRCH) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/SRCH) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 AirplaneLD-PT-0020-ReachabilityCardinality-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-75.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 50 (type SKEL/EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-00
lola: result : false
lola: FINISHED task # 74 (type SKEL/FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 13
lola: tried executions : 5
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 31 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-10
lola: result : true
lola: FINISHED task # 78 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: result : true
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 46 (type CNST) for 45 AirplaneLD-PT-0020-ReachabilityCardinality-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: CANCELED task # 75 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 77 (type SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 88 (type SKEL/FNDP) for 12 AirplaneLD-PT-0020-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SKEL/EQUN) for 12 AirplaneLD-PT-0020-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type SKEL/SRCH) for 12 AirplaneLD-PT-0020-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: FINISHED task # 77 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: sara: FINISHED task # 46 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-15try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.

lola: result : true
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 AirplaneLD-PT-0020-ReachabilityCardinality-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 AirplaneLD-PT-0020-ReachabilityCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 AirplaneLD-PT-0020-ReachabilityCardinality-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 75 (type SKEL/EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 91 (type SKEL/SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-04
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 22 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-07
lola: result : true
lola: FINISHED task # 28 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-09
lola: result : false
lola: FINISHED task # 40 (type CNST) for AirplaneLD-PT-0020-ReachabilityCardinality-13
lola: result : true
lola: CANCELED task # 88 (type FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 89 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 106 (type EXCL) for 42 AirplaneLD-PT-0020-ReachabilityCardinality-14
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 97 (type FNDP) for 24 AirplaneLD-PT-0020-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type EQUN) for 24 AirplaneLD-PT-0020-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 24 AirplaneLD-PT-0020-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 88 (type SKEL/FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 5735
lola: tried executions : 2869
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 100 (type SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-08
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 97 (type FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 98 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 114 (type FNDP) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type EQUN) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SRCH) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type EXCL) for AirplaneLD-PT-0020-ReachabilityCardinality-14
lola: result : false
lola: markings : 2144
lola: fired transitions : 2606
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 118 (type EXCL) for 3 AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: time limit : 3600 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 118 (type EXCL) for AirplaneLD-PT-0020-ReachabilityCardinality-01
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 114 (type FNDP) for AirplaneLD-PT-0020-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 115 (type EQUN) for AirplaneLD-PT-0020-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 117 (type SRCH) for AirplaneLD-PT-0020-ReachabilityCardinality-01 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0020-ReachabilityCardinality-00: EF false skeleton: tandem / insertion
AirplaneLD-PT-0020-ReachabilityCardinality-01: EF true tandem / relaxed
AirplaneLD-PT-0020-ReachabilityCardinality-02: AG true skeleton: tandem / relaxed
AirplaneLD-PT-0020-ReachabilityCardinality-03: AG true skeleton: tandem / insertion
AirplaneLD-PT-0020-ReachabilityCardinality-04: AG true skeleton: tandem / insertion
AirplaneLD-PT-0020-ReachabilityCardinality-05: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-06: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-07: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-08: AG false tandem / insertion
AirplaneLD-PT-0020-ReachabilityCardinality-09: INITIAL false preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-10: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-11: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-12: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-13: INITIAL true preprocessing
AirplaneLD-PT-0020-ReachabilityCardinality-14: AG true tandem / relaxed
AirplaneLD-PT-0020-ReachabilityCardinality-15: INITIAL true preprocessing


Time elapsed: 0 secs. Pages in use: 3
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-98.sara.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0020"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AirplaneLD-PT-0020, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595200254"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0020.tgz
mv AirplaneLD-PT-0020 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;