Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595100182.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AirplaneLD-COL-0020, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595100182
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 8.2K Feb 26 11:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 11:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 11:12 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 11:12 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 15:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 11:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 11:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Feb 26 11:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K Feb 26 11:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 41K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-00
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-01
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-02
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-03
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-04
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-05
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-06
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-07
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-08
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-09
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-10
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-11
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-12
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-13
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-14
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678343951231

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-COL-0020
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 06:39:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 06:39:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 06:39:13] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-09 06:39:13] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-09 06:39:13] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 631 ms
[2023-03-09 06:39:13] [INFO ] Detected 3 constant HL places corresponding to 62 PT places.
[2023-03-09 06:39:13] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 159 PT places and 252.0 transition bindings in 16 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 21 ms.
Working with output stream class java.io.PrintStream
[2023-03-09 06:39:14] [INFO ] Built PT skeleton of HLPN with 20 places and 15 transitions 56 arcs in 3 ms.
[2023-03-09 06:39:14] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Remains 16 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 17 stabilizing places and 15 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 17 transition count 15
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
[2023-03-09 06:39:14] [INFO ] Flatten gal took : 16 ms
[2023-03-09 06:39:14] [INFO ] Flatten gal took : 3 ms
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-06 TRUE TECHNIQUES CPN_APPROX
Symmetric sort wr.t. initial and guards and successors and join/free detected :Altitude
Symmetric sort wr.t. initial detected :Altitude
Transition t3_2 : guard parameter $A(Altitude:40) in guard (OR (GEQ $A 19) (EQ $A 39))introduces in Altitude(40) partition with 2 elements
Transition t3_1 : guard parameter $A(Altitude:40) in guard (AND (LT $A 19) (NEQ $A 39))introduces in Altitude(40) partition with 2 elements
Sort wr.t. initial and guards Altitude has partition 2
Applying symmetric unfolding of partitioned symmetric sort :Altitude domain size was 40 reducing to 2 values.
For transition t3_2:(OR (GEQ $A 19) (EQ $A 39)) -> (EQ $A 1)
For transition t3_1:(AND (LT $A 19) (NEQ $A 39)) -> (EQ $A 0)
Symmetric sort wr.t. initial and guards and successors and join/free detected :Speed
Symmetric sort wr.t. initial detected :Speed
Transition t5_2 : guard parameter $S(Speed:20) in guard (OR (LEQ $S 9) (EQ $S 19))introduces in Speed(20) partition with 2 elements
Transition t5_1 : guard parameter $S(Speed:20) in guard (AND (GT $S 9) (NEQ $S 19))introduces in Speed(20) partition with 2 elements
Transition t4_2 : guard parameter $S(Speed:20) in guard (OR (LEQ $S 9) (EQ $S 19))introduces in Speed(20) partition with 2 elements
Transition t4_1 : guard parameter $S(Speed:20) in guard (AND (GT $S 9) (NEQ $S 19))introduces in Speed(20) partition with 2 elements
Sort wr.t. initial and guards Speed has partition 2
Applying symmetric unfolding of partitioned symmetric sort :Speed domain size was 20 reducing to 2 values.
For transition t5_2:(OR (LEQ $S 9) (EQ $S 19)) -> (EQ $S 1)
For transition t5_1:(AND (GT $S 9) (NEQ $S 19)) -> (EQ $S 0)
For transition t4_2:(OR (LEQ $S 9) (EQ $S 19)) -> (EQ $S 1)
For transition t4_1:(AND (GT $S 9) (NEQ $S 19)) -> (EQ $S 0)
Symmetric sort wr.t. initial and guards and successors and join/free detected :Signal
Arc [19:1*[1]] contains constants of sort Signal
Transition t5_2 : constants on arcs in [[19:1*[1]]] introduces in Signal(2) partition with 1 elements that refines current partition to 2 subsets.
Symmetric sort wr.t. initial and guards and successors and join/free detected :Weight
Symmetric sort wr.t. initial detected :Weight
Transition t2_2 : guard parameter $W(Weight:2) in guard (EQ $W 1)introduces in Weight(2) partition with 2 elements
[2023-03-09 06:39:14] [INFO ] Unfolded HLPN to a Petri net with 29 places and 20 transitions 56 arcs in 15 ms.
[2023-03-09 06:39:14] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Reduce places removed 6 places and 0 transitions.
Incomplete random walk after 10000 steps, including 1267 resets, run finished after 548 ms. (steps per millisecond=18 ) properties (out of 15) seen :2
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 236 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 238 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 238 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 247 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 213 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 223 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 247 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 234 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10000 steps, including 243 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 236 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 235 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 252 resets, run finished after 87 ms. (steps per millisecond=114 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 234 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 13) seen :0
Running SMT prover for 13 properties.
// Phase 1: matrix 20 rows 23 cols
[2023-03-09 06:39:15] [INFO ] Computed 3 place invariants in 3 ms
[2023-03-09 06:39:15] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-09 06:39:15] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-09 06:39:15] [INFO ] After 143ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:12
[2023-03-09 06:39:15] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-09 06:39:15] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-09 06:39:15] [INFO ] After 150ms SMT Verify possible using all constraints in natural domain returned unsat :13 sat :0
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-14 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-11 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-09 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-08 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 13 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 2745 ms.
starting LoLA
BK_INPUT AirplaneLD-COL-0020
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678343957062

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 50 (type SKEL/FNDP) for 39 AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN) for 39 AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 39 AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/SRCH) for 39 AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: TR BINDINGS
lola: FINISHED task # 54 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: result : false
lola: markings : 30
lola: fired transitions : 41
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 50 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 51 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 53 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-13 (obsolete)
lola: FINISHED task # 53 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: result : false
lola: markings : 44
lola: fired transitions : 82
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type SKEL/FNDP) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/EQUN) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/SRCH) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/SRCH) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 63 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 61 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 64 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 98 (type SKEL/FNDP) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SKEL/EQUN) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 101 (type SKEL/SRCH) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SKEL/SRCH) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 64 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: TR BINDINGS DONE
lola: Places: 159, Transitions: 168
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 102 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: result : false
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 99 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 101 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 122 (type SKEL/FNDP) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type SKEL/EQUN) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type SKEL/SRCH) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SKEL/SRCH) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 125 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 122 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 123 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 126 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-07 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-99.sara.
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 117 (type SKEL/FNDP) for 18 AirplaneLD-COL-0020-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 160 (type SKEL/EQUN) for 18 AirplaneLD-COL-0020-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 162 (type SKEL/SRCH) for 18 AirplaneLD-COL-0020-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: LAUNCH task # 163 (type SKEL/SRCH) for 18 AirplaneLD-COL-0020-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 98 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 18261
lola: tried executions : 18262
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 126 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-51.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-61.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 162 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: CANCELED task # 117 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 160 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 163 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-06 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-123.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type SKEL/FNDP) for 33 AirplaneLD-COL-0020-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/EQUN) for 33 AirplaneLD-COL-0020-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SKEL/SRCH) for 33 AirplaneLD-COL-0020-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type SKEL/SRCH) for 33 AirplaneLD-COL-0020-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: error: :6: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 119 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-11
lola: result : false
lola: markings : 11
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 67 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 120 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 128 (type SKEL/FNDP) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type SKEL/EQUN) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SKEL/SRCH) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SKEL/SRCH) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 147 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-14
lola: result : false
lola: markings : 93
lola: fired transitions : 239
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 128 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 144 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 148 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 90 (type SKEL/FNDP) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/EQUN) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SKEL/SRCH) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SKEL/SRCH) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-67.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 123 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-07
lola: result : unknown
lola: FINISHED task # 96 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: result : false
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 90 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 94 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 97 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 72 (type SKEL/FNDP) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-03

lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/EQUN) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SKEL/SRCH) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type SKEL/SRCH) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-05
lola: result : false
lola: FINISHED task # 90 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 2826
lola: tried executions : 493
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
lola: @ trans t2_1
lola: FINISHED task # 61 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: result : true
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-160.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-144.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 134 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-03
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 72 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 88 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 135 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 91 (type SKEL/FNDP) for 36 AirplaneLD-COL-0020-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SKEL/FNDP) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type SKEL/EQUN) for 36 AirplaneLD-COL-0020-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type SKEL/EQUN) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: @ trans SampleRW
lola: @ trans getAlt
lola: @ trans t3_2
lola: @ trans t4_1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-88.sara.
sara: place or transition ordering is non-deterministic
lola: @ trans t1_2
lola: @ trans t1_1
lola: @ trans SpeedLW
lola: @ trans t5_2



lola: @ trans t5_1
lola: @ trans t2_2
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 88 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-03
lola: result : false
lola: FINISHED task # 67 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-11
lola: result : false
lola: FINISHED task # 51 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-13
lola: result : false
lola: @ trans t3_1
lola: FINISHED task # 160 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-06
lola: result : false
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: @ trans t4_2
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-111.sara.

lola: FINISHED task # 94 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-10
lola: result : false
lola: FINISHED task # 144 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-14
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-113.sara.

lola: FINISHED task # 113 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: result : true
lola: CANCELED task # 93 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 138 (type SKEL/FNDP) for 0 AirplaneLD-COL-0020-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SKEL/EQUN) for 0 AirplaneLD-COL-0020-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 111 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-12
lola: result : false
lola: CANCELED task # 91 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 153 (type SKEL/FNDP) for 24 AirplaneLD-COL-0020-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 154 (type SKEL/EQUN) for 24 AirplaneLD-COL-0020-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 91 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 9397
lola: tried executions : 4700
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 93 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-154.sara.

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-139.sara.

lola: FINISHED task # 139 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-00
lola: result : false
lola: CANCELED task # 138 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 104 (type SKEL/FNDP) for 6 AirplaneLD-COL-0020-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type SKEL/EQUN) for 6 AirplaneLD-COL-0020-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 154 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-08
lola: result : false
lola: CANCELED task # 153 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 105 (type SKEL/FNDP) for 12 AirplaneLD-COL-0020-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 165 (type SKEL/EQUN) for 12 AirplaneLD-COL-0020-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 153 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 67
lola: tried executions : 35
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 138 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 12709
lola: tried executions : 6356
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-165.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-129.sara.


lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: FINISHED task # 129 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 104 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 92 (type SKEL/FNDP) for 27 AirplaneLD-COL-0020-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type SKEL/EQUN) for 27 AirplaneLD-COL-0020-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 104 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 23470
lola: tried executions : 3072
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 165 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-04
lola: result : false
lola: CANCELED task # 105 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 108 (type SKEL/SRCH) for 27 AirplaneLD-COL-0020-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SKEL/SRCH) for 27 AirplaneLD-COL-0020-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-09
lola: result : false
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 92 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 106 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 109 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-09 (obsolete)
lola: FINISHED task # 105 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 28357
lola: tried executions : 14180
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-106.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 106 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-09
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Rule S: 0 transitions removed,0 places removed
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-13 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-14 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-10 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-04 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-00 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-12 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-08 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 174 (type EXCL) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: time limit : 1800 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 170 (type FNDP) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 171 (type EQUN) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 173 (type SRCH) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-03 stopped (result already fixed).
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-171.sara.
sara: place or transition ordering is non-deterministic

lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-09 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-02 stopped (result already fixed).
lola: FINISHED task # 173 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 174 (type EXCL) for AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 170 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 171 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-01 (obsolete)
lola: FINISHED task # 171 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 181 (type EXCL) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 3599 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 177 (type FNDP) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 178 (type EQUN) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 180 (type SRCH) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 170 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 23
lola: tried executions : 4
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 181 (type EXCL) for AirplaneLD-COL-0020-ReachabilityCardinality-15
lola: result : true
lola: markings : 1896
lola: fired transitions : 2843
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 177 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 178 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 180 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-15 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0020-ReachabilityCardinality-00: EF false skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-01: EF true tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-02: AG true skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-03: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-04: AG true skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-05: AG true skeleton: tandem / relaxed
AirplaneLD-COL-0020-ReachabilityCardinality-06: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-07: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-08: EF false skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-09: EF false skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-10: EF false skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-11: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-12: AG true skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-13: AG true skeleton: tandem / relaxed
AirplaneLD-COL-0020-ReachabilityCardinality-14: EF false skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-15: AG false tandem / relaxed


Time elapsed: 1 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0020"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AirplaneLD-COL-0020, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595100182"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0020.tgz
mv AirplaneLD-COL-0020 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;