Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595100146.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ASLink-PT-09b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595100146
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 5.9K Feb 26 13:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 26 13:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 13:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 13:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.1K Feb 26 13:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 13:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 13:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 13:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-09b-CTLFireability-00
FORMULA_NAME ASLink-PT-09b-CTLFireability-01
FORMULA_NAME ASLink-PT-09b-CTLFireability-02
FORMULA_NAME ASLink-PT-09b-CTLFireability-03
FORMULA_NAME ASLink-PT-09b-CTLFireability-04
FORMULA_NAME ASLink-PT-09b-CTLFireability-05
FORMULA_NAME ASLink-PT-09b-CTLFireability-06
FORMULA_NAME ASLink-PT-09b-CTLFireability-07
FORMULA_NAME ASLink-PT-09b-CTLFireability-08
FORMULA_NAME ASLink-PT-09b-CTLFireability-09
FORMULA_NAME ASLink-PT-09b-CTLFireability-10
FORMULA_NAME ASLink-PT-09b-CTLFireability-11
FORMULA_NAME ASLink-PT-09b-CTLFireability-12
FORMULA_NAME ASLink-PT-09b-CTLFireability-13
FORMULA_NAME ASLink-PT-09b-CTLFireability-14
FORMULA_NAME ASLink-PT-09b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678342394297

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ASLink-PT-09b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 06:13:16] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 06:13:16] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 06:13:17] [INFO ] Load time of PNML (sax parser for PT used): 214 ms
[2023-03-09 06:13:17] [INFO ] Transformed 4014 places.
[2023-03-09 06:13:17] [INFO ] Transformed 4932 transitions.
[2023-03-09 06:13:17] [INFO ] Found NUPN structural information;
[2023-03-09 06:13:17] [INFO ] Parsed PT model containing 4014 places and 4932 transitions and 14960 arcs in 381 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 158 out of 4014 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4014/4014 places, 4932/4932 transitions.
Discarding 239 places :
Symmetric choice reduction at 0 with 239 rule applications. Total rules 239 place count 3775 transition count 4693
Iterating global reduction 0 with 239 rules applied. Total rules applied 478 place count 3775 transition count 4693
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 479 place count 3775 transition count 4692
Discarding 92 places :
Symmetric choice reduction at 1 with 92 rule applications. Total rules 571 place count 3683 transition count 4547
Iterating global reduction 1 with 92 rules applied. Total rules applied 663 place count 3683 transition count 4547
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 1 with 27 rules applied. Total rules applied 690 place count 3683 transition count 4520
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 703 place count 3670 transition count 4507
Iterating global reduction 2 with 13 rules applied. Total rules applied 716 place count 3670 transition count 4507
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 720 place count 3666 transition count 4496
Iterating global reduction 2 with 4 rules applied. Total rules applied 724 place count 3666 transition count 4496
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 727 place count 3663 transition count 4493
Iterating global reduction 2 with 3 rules applied. Total rules applied 730 place count 3663 transition count 4493
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 732 place count 3661 transition count 4491
Iterating global reduction 2 with 2 rules applied. Total rules applied 734 place count 3661 transition count 4491
Applied a total of 734 rules in 2665 ms. Remains 3661 /4014 variables (removed 353) and now considering 4491/4932 (removed 441) transitions.
// Phase 1: matrix 4491 rows 3661 cols
[2023-03-09 06:13:20] [INFO ] Computed 394 place invariants in 181 ms
[2023-03-09 06:13:24] [INFO ] Implicit Places using invariants in 4730 ms returned []
[2023-03-09 06:13:24] [INFO ] Invariant cache hit.
[2023-03-09 06:13:28] [INFO ] Implicit Places using invariants and state equation in 3921 ms returned []
Implicit Place search using SMT with State Equation took 8713 ms to find 0 implicit places.
[2023-03-09 06:13:28] [INFO ] Invariant cache hit.
[2023-03-09 06:13:33] [INFO ] Dead Transitions using invariants and state equation in 4720 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3661/4014 places, 4491/4932 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16126 ms. Remains : 3661/4014 places, 4491/4932 transitions.
Support contains 158 out of 3661 places after structural reductions.
[2023-03-09 06:13:34] [INFO ] Flatten gal took : 329 ms
[2023-03-09 06:13:34] [INFO ] Flatten gal took : 164 ms
[2023-03-09 06:13:34] [INFO ] Input system was already deterministic with 4491 transitions.
Support contains 157 out of 3661 places (down from 158) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 14 resets, run finished after 585 ms. (steps per millisecond=17 ) properties (out of 88) seen :38
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Running SMT prover for 50 properties.
[2023-03-09 06:13:35] [INFO ] Invariant cache hit.
[2023-03-09 06:13:40] [INFO ] [Real]Absence check using 91 positive place invariants in 106 ms returned sat
[2023-03-09 06:13:41] [INFO ] [Real]Absence check using 91 positive and 303 generalized place invariants in 413 ms returned sat
[2023-03-09 06:13:45] [INFO ] After 9060ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:50
[2023-03-09 06:13:49] [INFO ] [Nat]Absence check using 91 positive place invariants in 50 ms returned sat
[2023-03-09 06:13:49] [INFO ] [Nat]Absence check using 91 positive and 303 generalized place invariants in 238 ms returned sat
[2023-03-09 06:14:10] [INFO ] After 16623ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :48
[2023-03-09 06:14:10] [INFO ] After 16643ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :48
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-09 06:14:10] [INFO ] After 25052ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :48
Fused 50 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 422 ms.
Support contains 92 out of 3661 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Drop transitions removed 656 transitions
Trivial Post-agglo rules discarded 656 transitions
Performed 656 trivial Post agglomeration. Transition count delta: 656
Iterating post reduction 0 with 656 rules applied. Total rules applied 656 place count 3661 transition count 3835
Reduce places removed 656 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 664 rules applied. Total rules applied 1320 place count 3005 transition count 3827
Reduce places removed 4 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 2 with 10 rules applied. Total rules applied 1330 place count 3001 transition count 3821
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 3 with 6 rules applied. Total rules applied 1336 place count 2995 transition count 3821
Performed 946 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 946 Pre rules applied. Total rules applied 1336 place count 2995 transition count 2875
Deduced a syphon composed of 946 places in 9 ms
Ensure Unique test removed 89 places
Reduce places removed 1035 places and 0 transitions.
Iterating global reduction 4 with 1981 rules applied. Total rules applied 3317 place count 1960 transition count 2875
Discarding 11 places :
Implicit places reduction removed 11 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 4 with 65 rules applied. Total rules applied 3382 place count 1949 transition count 2821
Reduce places removed 54 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 5 with 56 rules applied. Total rules applied 3438 place count 1895 transition count 2819
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 3440 place count 1893 transition count 2819
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 33 Pre rules applied. Total rules applied 3440 place count 1893 transition count 2786
Deduced a syphon composed of 33 places in 9 ms
Ensure Unique test removed 33 places
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 7 with 99 rules applied. Total rules applied 3539 place count 1827 transition count 2786
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 32 Pre rules applied. Total rules applied 3539 place count 1827 transition count 2754
Deduced a syphon composed of 32 places in 23 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 7 with 64 rules applied. Total rules applied 3603 place count 1795 transition count 2754
Discarding 3 places :
Symmetric choice reduction at 7 with 3 rule applications. Total rules 3606 place count 1792 transition count 2744
Iterating global reduction 7 with 3 rules applied. Total rules applied 3609 place count 1792 transition count 2744
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 2 Pre rules applied. Total rules applied 3609 place count 1792 transition count 2742
Deduced a syphon composed of 2 places in 24 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 3613 place count 1790 transition count 2742
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3614 place count 1789 transition count 2734
Iterating global reduction 7 with 1 rules applied. Total rules applied 3615 place count 1789 transition count 2734
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3616 place count 1788 transition count 2726
Iterating global reduction 7 with 1 rules applied. Total rules applied 3617 place count 1788 transition count 2726
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3618 place count 1787 transition count 2718
Iterating global reduction 7 with 1 rules applied. Total rules applied 3619 place count 1787 transition count 2718
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3620 place count 1786 transition count 2710
Iterating global reduction 7 with 1 rules applied. Total rules applied 3621 place count 1786 transition count 2710
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3622 place count 1785 transition count 2702
Iterating global reduction 7 with 1 rules applied. Total rules applied 3623 place count 1785 transition count 2702
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3624 place count 1784 transition count 2694
Iterating global reduction 7 with 1 rules applied. Total rules applied 3625 place count 1784 transition count 2694
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3626 place count 1783 transition count 2686
Iterating global reduction 7 with 1 rules applied. Total rules applied 3627 place count 1783 transition count 2686
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3628 place count 1782 transition count 2678
Iterating global reduction 7 with 1 rules applied. Total rules applied 3629 place count 1782 transition count 2678
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3630 place count 1781 transition count 2670
Iterating global reduction 7 with 1 rules applied. Total rules applied 3631 place count 1781 transition count 2670
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3632 place count 1780 transition count 2662
Iterating global reduction 7 with 1 rules applied. Total rules applied 3633 place count 1780 transition count 2662
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 3634 place count 1779 transition count 2654
Iterating global reduction 7 with 1 rules applied. Total rules applied 3635 place count 1779 transition count 2654
Performed 272 Post agglomeration using F-continuation condition.Transition count delta: 272
Deduced a syphon composed of 272 places in 7 ms
Ensure Unique test removed 2 places
Reduce places removed 274 places and 0 transitions.
Iterating global reduction 7 with 546 rules applied. Total rules applied 4181 place count 1505 transition count 2382
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 4182 place count 1504 transition count 2381
Ensure Unique test removed 1 places
Iterating global reduction 7 with 2 rules applied. Total rules applied 4184 place count 1503 transition count 2381
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 4185 place count 1502 transition count 2380
Iterating global reduction 7 with 1 rules applied. Total rules applied 4186 place count 1502 transition count 2380
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 2 rules applied. Total rules applied 4188 place count 1502 transition count 2378
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 4189 place count 1501 transition count 2378
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 4191 place count 1500 transition count 2387
Free-agglomeration rule applied 11 times.
Iterating global reduction 9 with 11 rules applied. Total rules applied 4202 place count 1500 transition count 2376
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 9 with 11 rules applied. Total rules applied 4213 place count 1489 transition count 2376
Free-agglomeration rule (complex) applied 9 times.
Iterating global reduction 10 with 9 rules applied. Total rules applied 4222 place count 1489 transition count 2367
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 10 with 9 rules applied. Total rules applied 4231 place count 1480 transition count 2367
Partial Free-agglomeration rule applied 9 times.
Drop transitions removed 9 transitions
Iterating global reduction 11 with 9 rules applied. Total rules applied 4240 place count 1480 transition count 2367
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 4241 place count 1479 transition count 2366
Reduce places removed 15 places and 0 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 11 with 21 rules applied. Total rules applied 4262 place count 1464 transition count 2360
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 12 with 6 rules applied. Total rules applied 4268 place count 1458 transition count 2360
Performed 22 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 13 with 22 Pre rules applied. Total rules applied 4268 place count 1458 transition count 2338
Deduced a syphon composed of 22 places in 6 ms
Ensure Unique test removed 1 places
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 13 with 45 rules applied. Total rules applied 4313 place count 1435 transition count 2338
Discarding 9 places :
Implicit places reduction removed 9 places
Iterating post reduction 13 with 9 rules applied. Total rules applied 4322 place count 1426 transition count 2338
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 14 with 1 Pre rules applied. Total rules applied 4322 place count 1426 transition count 2337
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 4324 place count 1425 transition count 2337
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 6 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 14 with 34 rules applied. Total rules applied 4358 place count 1408 transition count 2320
Discarding 8 places :
Symmetric choice reduction at 14 with 8 rule applications. Total rules 4366 place count 1400 transition count 2312
Iterating global reduction 14 with 8 rules applied. Total rules applied 4374 place count 1400 transition count 2312
Free-agglomeration rule applied 8 times.
Iterating global reduction 14 with 8 rules applied. Total rules applied 4382 place count 1400 transition count 2304
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 14 with 8 rules applied. Total rules applied 4390 place count 1392 transition count 2304
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 15 with 1 rules applied. Total rules applied 4391 place count 1392 transition count 2304
Applied a total of 4391 rules in 2121 ms. Remains 1392 /3661 variables (removed 2269) and now considering 2304/4491 (removed 2187) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2121 ms. Remains : 1392/3661 places, 2304/4491 transitions.
Incomplete random walk after 10000 steps, including 82 resets, run finished after 418 ms. (steps per millisecond=23 ) properties (out of 50) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 47) seen :0
Interrupted probabilistic random walk after 107000 steps, run timeout after 3001 ms. (steps per millisecond=35 ) properties seen :{}
Probabilistic random walk after 107000 steps, saw 24300 distinct states, run finished after 3003 ms. (steps per millisecond=35 ) properties seen :0
Running SMT prover for 47 properties.
// Phase 1: matrix 2304 rows 1392 cols
[2023-03-09 06:14:16] [INFO ] Computed 233 place invariants in 51 ms
[2023-03-09 06:14:17] [INFO ] [Real]Absence check using 59 positive place invariants in 30 ms returned sat
[2023-03-09 06:14:17] [INFO ] [Real]Absence check using 59 positive and 174 generalized place invariants in 48 ms returned sat
[2023-03-09 06:14:17] [INFO ] After 1149ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:47
[2023-03-09 06:14:18] [INFO ] [Nat]Absence check using 59 positive place invariants in 58 ms returned sat
[2023-03-09 06:14:18] [INFO ] [Nat]Absence check using 59 positive and 174 generalized place invariants in 171 ms returned sat
[2023-03-09 06:14:42] [INFO ] After 21988ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :42
[2023-03-09 06:14:42] [INFO ] After 21997ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :42
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-09 06:14:42] [INFO ] After 25045ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :42
Fused 47 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 169 ms.
Support contains 79 out of 1392 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1392/1392 places, 2304/2304 transitions.
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 8 Pre rules applied. Total rules applied 0 place count 1392 transition count 2296
Deduced a syphon composed of 8 places in 5 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 1384 transition count 2296
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 18 place count 1383 transition count 2295
Applied a total of 18 rules in 94 ms. Remains 1383 /1392 variables (removed 9) and now considering 2295/2304 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 94 ms. Remains : 1383/1392 places, 2295/2304 transitions.
Incomplete random walk after 10000 steps, including 87 resets, run finished after 314 ms. (steps per millisecond=31 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Interrupted probabilistic random walk after 117193 steps, run timeout after 3001 ms. (steps per millisecond=39 ) properties seen :{}
Probabilistic random walk after 117193 steps, saw 26506 distinct states, run finished after 3001 ms. (steps per millisecond=39 ) properties seen :0
Running SMT prover for 43 properties.
// Phase 1: matrix 2295 rows 1383 cols
[2023-03-09 06:14:46] [INFO ] Computed 233 place invariants in 22 ms
[2023-03-09 06:14:47] [INFO ] [Real]Absence check using 62 positive place invariants in 48 ms returned sat
[2023-03-09 06:14:48] [INFO ] [Real]Absence check using 62 positive and 171 generalized place invariants in 90 ms returned sat
[2023-03-09 06:14:49] [INFO ] After 3310ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:43
[2023-03-09 06:14:51] [INFO ] [Nat]Absence check using 62 positive place invariants in 84 ms returned sat
[2023-03-09 06:14:51] [INFO ] [Nat]Absence check using 62 positive and 171 generalized place invariants in 266 ms returned sat
[2023-03-09 06:15:14] [INFO ] After 21260ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :37
[2023-03-09 06:15:14] [INFO ] After 21291ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :37
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-09 06:15:14] [INFO ] After 25063ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :37
Fused 43 Parikh solutions to 9 different solutions.
Parikh walk visited 0 properties in 206 ms.
Support contains 71 out of 1383 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1383/1383 places, 2295/2295 transitions.
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 4 Pre rules applied. Total rules applied 0 place count 1383 transition count 2291
Deduced a syphon composed of 4 places in 5 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 8 place count 1379 transition count 2291
Applied a total of 8 rules in 57 ms. Remains 1379 /1383 variables (removed 4) and now considering 2291/2295 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57 ms. Remains : 1379/1383 places, 2291/2295 transitions.
Incomplete random walk after 10000 steps, including 91 resets, run finished after 256 ms. (steps per millisecond=39 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Interrupted probabilistic random walk after 131720 steps, run timeout after 3001 ms. (steps per millisecond=43 ) properties seen :{}
Probabilistic random walk after 131720 steps, saw 29691 distinct states, run finished after 3001 ms. (steps per millisecond=43 ) properties seen :0
Running SMT prover for 39 properties.
// Phase 1: matrix 2291 rows 1379 cols
[2023-03-09 06:15:18] [INFO ] Computed 233 place invariants in 22 ms
[2023-03-09 06:15:19] [INFO ] [Real]Absence check using 62 positive place invariants in 24 ms returned sat
[2023-03-09 06:15:19] [INFO ] [Real]Absence check using 62 positive and 171 generalized place invariants in 80 ms returned sat
[2023-03-09 06:15:20] [INFO ] After 1525ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:39
[2023-03-09 06:15:21] [INFO ] [Nat]Absence check using 62 positive place invariants in 32 ms returned sat
[2023-03-09 06:15:21] [INFO ] [Nat]Absence check using 62 positive and 171 generalized place invariants in 101 ms returned sat
[2023-03-09 06:15:45] [INFO ] After 21993ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :34
[2023-03-09 06:15:45] [INFO ] After 22006ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :34
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-09 06:15:45] [INFO ] After 25056ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :34
Fused 39 Parikh solutions to 9 different solutions.
Parikh walk visited 0 properties in 466 ms.
Support contains 66 out of 1379 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1379/1379 places, 2291/2291 transitions.
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 5 Pre rules applied. Total rules applied 0 place count 1379 transition count 2286
Deduced a syphon composed of 5 places in 5 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 1374 transition count 2286
Applied a total of 10 rules in 57 ms. Remains 1374 /1379 variables (removed 5) and now considering 2286/2291 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57 ms. Remains : 1374/1379 places, 2286/2291 transitions.
Successfully simplified 11 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA ASLink-PT-09b-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-09b-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 06:15:45] [INFO ] Flatten gal took : 141 ms
[2023-03-09 06:15:45] [INFO ] Flatten gal took : 152 ms
[2023-03-09 06:15:46] [INFO ] Input system was already deterministic with 4491 transitions.
Support contains 112 out of 3661 places (down from 115) after GAL structural reductions.
Computed a total of 149 stabilizing places and 149 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 3648 transition count 4471
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 3648 transition count 4471
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 27 place count 3648 transition count 4470
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 32 place count 3643 transition count 4458
Iterating global reduction 1 with 5 rules applied. Total rules applied 37 place count 3643 transition count 4458
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 39 place count 3643 transition count 4456
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 40 place count 3642 transition count 4455
Iterating global reduction 2 with 1 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4447
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4447
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4439
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4439
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4430
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4430
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4422
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4422
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4413
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4413
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4405
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4405
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4396
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4396
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4388
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4388
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4379
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4379
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4371
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4371
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4362
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4362
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4354
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4354
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4345
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4345
Applied a total of 79 rules in 6367 ms. Remains 3623 /3661 variables (removed 38) and now considering 4345/4491 (removed 146) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6368 ms. Remains : 3623/3661 places, 4345/4491 transitions.
[2023-03-09 06:15:53] [INFO ] Flatten gal took : 127 ms
[2023-03-09 06:15:53] [INFO ] Flatten gal took : 113 ms
[2023-03-09 06:15:53] [INFO ] Input system was already deterministic with 4345 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 688 transitions
Trivial Post-agglo rules discarded 688 transitions
Performed 688 trivial Post agglomeration. Transition count delta: 688
Iterating post reduction 0 with 688 rules applied. Total rules applied 688 place count 3660 transition count 3802
Reduce places removed 688 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 696 rules applied. Total rules applied 1384 place count 2972 transition count 3794
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 1388 place count 2968 transition count 3794
Performed 978 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 978 Pre rules applied. Total rules applied 1388 place count 2968 transition count 2816
Deduced a syphon composed of 978 places in 9 ms
Ensure Unique test removed 94 places
Reduce places removed 1072 places and 0 transitions.
Iterating global reduction 3 with 2050 rules applied. Total rules applied 3438 place count 1896 transition count 2816
Discarding 9 places :
Implicit places reduction removed 9 places
Drop transitions removed 58 transitions
Trivial Post-agglo rules discarded 58 transitions
Performed 58 trivial Post agglomeration. Transition count delta: 58
Iterating post reduction 3 with 67 rules applied. Total rules applied 3505 place count 1887 transition count 2758
Reduce places removed 58 places and 0 transitions.
Iterating post reduction 4 with 58 rules applied. Total rules applied 3563 place count 1829 transition count 2758
Performed 37 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 37 Pre rules applied. Total rules applied 3563 place count 1829 transition count 2721
Deduced a syphon composed of 37 places in 9 ms
Ensure Unique test removed 37 places
Reduce places removed 74 places and 0 transitions.
Iterating global reduction 5 with 111 rules applied. Total rules applied 3674 place count 1755 transition count 2721
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 36 Pre rules applied. Total rules applied 3674 place count 1755 transition count 2685
Deduced a syphon composed of 36 places in 8 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 5 with 72 rules applied. Total rules applied 3746 place count 1719 transition count 2685
Discarding 7 places :
Symmetric choice reduction at 5 with 7 rule applications. Total rules 3753 place count 1712 transition count 2671
Iterating global reduction 5 with 7 rules applied. Total rules applied 3760 place count 1712 transition count 2671
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 5 Pre rules applied. Total rules applied 3760 place count 1712 transition count 2666
Deduced a syphon composed of 5 places in 8 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 5 with 10 rules applied. Total rules applied 3770 place count 1707 transition count 2666
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3771 place count 1706 transition count 2658
Iterating global reduction 5 with 1 rules applied. Total rules applied 3772 place count 1706 transition count 2658
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3773 place count 1705 transition count 2650
Iterating global reduction 5 with 1 rules applied. Total rules applied 3774 place count 1705 transition count 2650
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3775 place count 1704 transition count 2642
Iterating global reduction 5 with 1 rules applied. Total rules applied 3776 place count 1704 transition count 2642
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3777 place count 1703 transition count 2634
Iterating global reduction 5 with 1 rules applied. Total rules applied 3778 place count 1703 transition count 2634
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3779 place count 1702 transition count 2626
Iterating global reduction 5 with 1 rules applied. Total rules applied 3780 place count 1702 transition count 2626
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3781 place count 1701 transition count 2618
Iterating global reduction 5 with 1 rules applied. Total rules applied 3782 place count 1701 transition count 2618
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3783 place count 1700 transition count 2610
Iterating global reduction 5 with 1 rules applied. Total rules applied 3784 place count 1700 transition count 2610
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3785 place count 1699 transition count 2602
Iterating global reduction 5 with 1 rules applied. Total rules applied 3786 place count 1699 transition count 2602
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3787 place count 1698 transition count 2594
Iterating global reduction 5 with 1 rules applied. Total rules applied 3788 place count 1698 transition count 2594
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3789 place count 1697 transition count 2586
Iterating global reduction 5 with 1 rules applied. Total rules applied 3790 place count 1697 transition count 2586
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3791 place count 1696 transition count 2578
Iterating global reduction 5 with 1 rules applied. Total rules applied 3792 place count 1696 transition count 2578
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3793 place count 1695 transition count 2570
Iterating global reduction 5 with 1 rules applied. Total rules applied 3794 place count 1695 transition count 2570
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3795 place count 1694 transition count 2562
Iterating global reduction 5 with 1 rules applied. Total rules applied 3796 place count 1694 transition count 2562
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 3797 place count 1693 transition count 2554
Iterating global reduction 5 with 1 rules applied. Total rules applied 3798 place count 1693 transition count 2554
Performed 224 Post agglomeration using F-continuation condition.Transition count delta: 224
Deduced a syphon composed of 224 places in 9 ms
Reduce places removed 224 places and 0 transitions.
Iterating global reduction 5 with 448 rules applied. Total rules applied 4246 place count 1469 transition count 2330
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 4247 place count 1468 transition count 2329
Ensure Unique test removed 1 places
Iterating global reduction 5 with 2 rules applied. Total rules applied 4249 place count 1467 transition count 2329
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 4250 place count 1466 transition count 2328
Iterating global reduction 5 with 1 rules applied. Total rules applied 4251 place count 1466 transition count 2328
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 4253 place count 1466 transition count 2326
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 4254 place count 1465 transition count 2326
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 4254 place count 1465 transition count 2325
Deduced a syphon composed of 1 places in 5 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 4256 place count 1464 transition count 2325
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 4258 place count 1462 transition count 2323
Reduce places removed 18 places and 0 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 7 with 27 rules applied. Total rules applied 4285 place count 1444 transition count 2314
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 8 with 9 rules applied. Total rules applied 4294 place count 1435 transition count 2314
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 36 Pre rules applied. Total rules applied 4294 place count 1435 transition count 2278
Deduced a syphon composed of 36 places in 5 ms
Ensure Unique test removed 1 places
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 9 with 73 rules applied. Total rules applied 4367 place count 1398 transition count 2278
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 9 with 19 rules applied. Total rules applied 4386 place count 1379 transition count 2278
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 4386 place count 1379 transition count 2277
Deduced a syphon composed of 1 places in 4 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 4388 place count 1378 transition count 2277
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 4 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 10 with 38 rules applied. Total rules applied 4426 place count 1359 transition count 2258
Discarding 18 places :
Symmetric choice reduction at 10 with 18 rule applications. Total rules 4444 place count 1341 transition count 2240
Iterating global reduction 10 with 18 rules applied. Total rules applied 4462 place count 1341 transition count 2240
Discarding 9 places :
Symmetric choice reduction at 10 with 9 rule applications. Total rules 4471 place count 1332 transition count 2231
Iterating global reduction 10 with 9 rules applied. Total rules applied 4480 place count 1332 transition count 2231
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 10 with 9 rules applied. Total rules applied 4489 place count 1332 transition count 2222
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 9 Pre rules applied. Total rules applied 4489 place count 1332 transition count 2213
Deduced a syphon composed of 9 places in 4 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 10 with 18 rules applied. Total rules applied 4507 place count 1323 transition count 2213
Applied a total of 4507 rules in 1951 ms. Remains 1323 /3661 variables (removed 2338) and now considering 2213/4491 (removed 2278) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1951 ms. Remains : 1323/3661 places, 2213/4491 transitions.
[2023-03-09 06:15:55] [INFO ] Flatten gal took : 66 ms
[2023-03-09 06:15:55] [INFO ] Flatten gal took : 73 ms
[2023-03-09 06:15:55] [INFO ] Input system was already deterministic with 2213 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 3647 transition count 4470
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 3647 transition count 4470
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 29 place count 3647 transition count 4469
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 34 place count 3642 transition count 4457
Iterating global reduction 1 with 5 rules applied. Total rules applied 39 place count 3642 transition count 4457
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4454
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4454
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4446
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4437
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4437
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4429
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4429
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4420
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4420
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4412
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4412
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4403
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4403
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4395
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4395
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4386
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4386
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4378
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4378
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4369
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4369
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4361
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4361
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4352
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4352
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 80 place count 3622 transition count 4344
Iterating global reduction 2 with 1 rules applied. Total rules applied 81 place count 3622 transition count 4344
Applied a total of 81 rules in 6146 ms. Remains 3622 /3661 variables (removed 39) and now considering 4344/4491 (removed 147) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6146 ms. Remains : 3622/3661 places, 4344/4491 transitions.
[2023-03-09 06:16:02] [INFO ] Flatten gal took : 148 ms
[2023-03-09 06:16:02] [INFO ] Flatten gal took : 139 ms
[2023-03-09 06:16:02] [INFO ] Input system was already deterministic with 4344 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 3648 transition count 4471
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 3648 transition count 4471
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 27 place count 3648 transition count 4470
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 32 place count 3643 transition count 4458
Iterating global reduction 1 with 5 rules applied. Total rules applied 37 place count 3643 transition count 4458
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 39 place count 3643 transition count 4456
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 40 place count 3642 transition count 4455
Iterating global reduction 2 with 1 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4447
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4447
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4439
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4439
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4430
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4430
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4422
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4422
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4413
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4413
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4405
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4405
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4396
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4396
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4388
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4388
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4379
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4379
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4371
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4371
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4362
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4362
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4354
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4354
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4345
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4345
Applied a total of 79 rules in 6072 ms. Remains 3623 /3661 variables (removed 38) and now considering 4345/4491 (removed 146) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6072 ms. Remains : 3623/3661 places, 4345/4491 transitions.
[2023-03-09 06:16:08] [INFO ] Flatten gal took : 145 ms
[2023-03-09 06:16:08] [INFO ] Flatten gal took : 124 ms
[2023-03-09 06:16:09] [INFO ] Input system was already deterministic with 4345 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 3649 transition count 4472
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 3649 transition count 4472
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 25 place count 3649 transition count 4471
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 29 place count 3645 transition count 4460
Iterating global reduction 1 with 4 rules applied. Total rules applied 33 place count 3645 transition count 4460
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 34 place count 3645 transition count 4459
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 35 place count 3644 transition count 4458
Iterating global reduction 2 with 1 rules applied. Total rules applied 36 place count 3644 transition count 4458
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 37 place count 3643 transition count 4450
Iterating global reduction 2 with 1 rules applied. Total rules applied 38 place count 3643 transition count 4450
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 39 place count 3642 transition count 4442
Iterating global reduction 2 with 1 rules applied. Total rules applied 40 place count 3642 transition count 4442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 41 place count 3641 transition count 4441
Iterating global reduction 2 with 1 rules applied. Total rules applied 42 place count 3641 transition count 4441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 43 place count 3640 transition count 4433
Iterating global reduction 2 with 1 rules applied. Total rules applied 44 place count 3640 transition count 4433
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 45 place count 3639 transition count 4425
Iterating global reduction 2 with 1 rules applied. Total rules applied 46 place count 3639 transition count 4425
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 47 place count 3638 transition count 4424
Iterating global reduction 2 with 1 rules applied. Total rules applied 48 place count 3638 transition count 4424
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 49 place count 3637 transition count 4416
Iterating global reduction 2 with 1 rules applied. Total rules applied 50 place count 3637 transition count 4416
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 51 place count 3636 transition count 4408
Iterating global reduction 2 with 1 rules applied. Total rules applied 52 place count 3636 transition count 4408
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 53 place count 3635 transition count 4407
Iterating global reduction 2 with 1 rules applied. Total rules applied 54 place count 3635 transition count 4407
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 55 place count 3634 transition count 4399
Iterating global reduction 2 with 1 rules applied. Total rules applied 56 place count 3634 transition count 4399
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 57 place count 3633 transition count 4391
Iterating global reduction 2 with 1 rules applied. Total rules applied 58 place count 3633 transition count 4391
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 59 place count 3632 transition count 4390
Iterating global reduction 2 with 1 rules applied. Total rules applied 60 place count 3632 transition count 4390
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 61 place count 3631 transition count 4382
Iterating global reduction 2 with 1 rules applied. Total rules applied 62 place count 3631 transition count 4382
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 63 place count 3630 transition count 4374
Iterating global reduction 2 with 1 rules applied. Total rules applied 64 place count 3630 transition count 4374
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 65 place count 3629 transition count 4373
Iterating global reduction 2 with 1 rules applied. Total rules applied 66 place count 3629 transition count 4373
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 67 place count 3628 transition count 4365
Iterating global reduction 2 with 1 rules applied. Total rules applied 68 place count 3628 transition count 4365
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 69 place count 3627 transition count 4357
Iterating global reduction 2 with 1 rules applied. Total rules applied 70 place count 3627 transition count 4357
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 71 place count 3626 transition count 4356
Iterating global reduction 2 with 1 rules applied. Total rules applied 72 place count 3626 transition count 4356
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 73 place count 3625 transition count 4348
Iterating global reduction 2 with 1 rules applied. Total rules applied 74 place count 3625 transition count 4348
Applied a total of 74 rules in 5665 ms. Remains 3625 /3661 variables (removed 36) and now considering 4348/4491 (removed 143) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5692 ms. Remains : 3625/3661 places, 4348/4491 transitions.
[2023-03-09 06:16:14] [INFO ] Flatten gal took : 101 ms
[2023-03-09 06:16:14] [INFO ] Flatten gal took : 112 ms
[2023-03-09 06:16:15] [INFO ] Input system was already deterministic with 4348 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 3648 transition count 4471
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 3648 transition count 4471
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 27 place count 3648 transition count 4470
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 32 place count 3643 transition count 4458
Iterating global reduction 1 with 5 rules applied. Total rules applied 37 place count 3643 transition count 4458
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 39 place count 3643 transition count 4456
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 40 place count 3642 transition count 4455
Iterating global reduction 2 with 1 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4447
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4447
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4439
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4439
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4430
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4430
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4422
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4422
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4413
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4413
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4405
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4405
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4396
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4396
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4388
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4388
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4379
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4379
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4371
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4371
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4362
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4362
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4354
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4354
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4345
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4345
Applied a total of 79 rules in 5634 ms. Remains 3623 /3661 variables (removed 38) and now considering 4345/4491 (removed 146) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5634 ms. Remains : 3623/3661 places, 4345/4491 transitions.
[2023-03-09 06:16:20] [INFO ] Flatten gal took : 101 ms
[2023-03-09 06:16:21] [INFO ] Flatten gal took : 110 ms
[2023-03-09 06:16:21] [INFO ] Input system was already deterministic with 4345 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 3647 transition count 4470
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 3647 transition count 4470
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 29 place count 3647 transition count 4469
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 34 place count 3642 transition count 4457
Iterating global reduction 1 with 5 rules applied. Total rules applied 39 place count 3642 transition count 4457
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4454
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4454
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4446
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4437
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4437
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4429
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4429
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4420
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4420
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4412
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4412
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4403
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4403
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4395
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4395
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4386
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4386
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4378
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4378
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4369
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4369
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4361
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4361
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4352
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4352
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 80 place count 3622 transition count 4344
Iterating global reduction 2 with 1 rules applied. Total rules applied 81 place count 3622 transition count 4344
Applied a total of 81 rules in 5581 ms. Remains 3622 /3661 variables (removed 39) and now considering 4344/4491 (removed 147) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5588 ms. Remains : 3622/3661 places, 4344/4491 transitions.
[2023-03-09 06:16:27] [INFO ] Flatten gal took : 126 ms
[2023-03-09 06:16:27] [INFO ] Flatten gal took : 109 ms
[2023-03-09 06:16:27] [INFO ] Input system was already deterministic with 4344 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 3649 transition count 4472
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 3649 transition count 4472
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 25 place count 3649 transition count 4471
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 28 place count 3646 transition count 4461
Iterating global reduction 1 with 3 rules applied. Total rules applied 31 place count 3646 transition count 4461
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 32 place count 3646 transition count 4460
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 33 place count 3645 transition count 4459
Iterating global reduction 2 with 1 rules applied. Total rules applied 34 place count 3645 transition count 4459
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 35 place count 3644 transition count 4451
Iterating global reduction 2 with 1 rules applied. Total rules applied 36 place count 3644 transition count 4451
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 37 place count 3643 transition count 4443
Iterating global reduction 2 with 1 rules applied. Total rules applied 38 place count 3643 transition count 4443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 39 place count 3642 transition count 4442
Iterating global reduction 2 with 1 rules applied. Total rules applied 40 place count 3642 transition count 4442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 41 place count 3641 transition count 4434
Iterating global reduction 2 with 1 rules applied. Total rules applied 42 place count 3641 transition count 4434
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 43 place count 3640 transition count 4426
Iterating global reduction 2 with 1 rules applied. Total rules applied 44 place count 3640 transition count 4426
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 45 place count 3639 transition count 4425
Iterating global reduction 2 with 1 rules applied. Total rules applied 46 place count 3639 transition count 4425
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 47 place count 3638 transition count 4417
Iterating global reduction 2 with 1 rules applied. Total rules applied 48 place count 3638 transition count 4417
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 49 place count 3637 transition count 4409
Iterating global reduction 2 with 1 rules applied. Total rules applied 50 place count 3637 transition count 4409
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 51 place count 3636 transition count 4408
Iterating global reduction 2 with 1 rules applied. Total rules applied 52 place count 3636 transition count 4408
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 53 place count 3635 transition count 4400
Iterating global reduction 2 with 1 rules applied. Total rules applied 54 place count 3635 transition count 4400
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 55 place count 3634 transition count 4392
Iterating global reduction 2 with 1 rules applied. Total rules applied 56 place count 3634 transition count 4392
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 57 place count 3633 transition count 4391
Iterating global reduction 2 with 1 rules applied. Total rules applied 58 place count 3633 transition count 4391
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 59 place count 3632 transition count 4383
Iterating global reduction 2 with 1 rules applied. Total rules applied 60 place count 3632 transition count 4383
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 61 place count 3631 transition count 4375
Iterating global reduction 2 with 1 rules applied. Total rules applied 62 place count 3631 transition count 4375
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 63 place count 3630 transition count 4374
Iterating global reduction 2 with 1 rules applied. Total rules applied 64 place count 3630 transition count 4374
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 65 place count 3629 transition count 4366
Iterating global reduction 2 with 1 rules applied. Total rules applied 66 place count 3629 transition count 4366
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 67 place count 3628 transition count 4358
Iterating global reduction 2 with 1 rules applied. Total rules applied 68 place count 3628 transition count 4358
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 69 place count 3627 transition count 4357
Iterating global reduction 2 with 1 rules applied. Total rules applied 70 place count 3627 transition count 4357
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 71 place count 3626 transition count 4349
Iterating global reduction 2 with 1 rules applied. Total rules applied 72 place count 3626 transition count 4349
Applied a total of 72 rules in 5817 ms. Remains 3626 /3661 variables (removed 35) and now considering 4349/4491 (removed 142) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5817 ms. Remains : 3626/3661 places, 4349/4491 transitions.
[2023-03-09 06:16:33] [INFO ] Flatten gal took : 99 ms
[2023-03-09 06:16:33] [INFO ] Flatten gal took : 109 ms
[2023-03-09 06:16:33] [INFO ] Input system was already deterministic with 4349 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 3647 transition count 4470
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 3647 transition count 4470
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 29 place count 3647 transition count 4469
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 34 place count 3642 transition count 4457
Iterating global reduction 1 with 5 rules applied. Total rules applied 39 place count 3642 transition count 4457
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4454
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4454
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4446
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4437
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4437
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4429
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4429
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4420
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4420
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4412
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4412
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4403
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4403
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4395
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4395
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4386
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4386
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4378
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4378
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4369
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4369
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4361
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4361
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4352
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4352
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 80 place count 3622 transition count 4344
Iterating global reduction 2 with 1 rules applied. Total rules applied 81 place count 3622 transition count 4344
Applied a total of 81 rules in 5596 ms. Remains 3622 /3661 variables (removed 39) and now considering 4344/4491 (removed 147) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5596 ms. Remains : 3622/3661 places, 4344/4491 transitions.
[2023-03-09 06:16:39] [INFO ] Flatten gal took : 96 ms
[2023-03-09 06:16:39] [INFO ] Flatten gal took : 103 ms
[2023-03-09 06:16:39] [INFO ] Input system was already deterministic with 4344 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 684 transitions
Trivial Post-agglo rules discarded 684 transitions
Performed 684 trivial Post agglomeration. Transition count delta: 684
Iterating post reduction 0 with 684 rules applied. Total rules applied 684 place count 3660 transition count 3806
Reduce places removed 684 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 692 rules applied. Total rules applied 1376 place count 2976 transition count 3798
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 1381 place count 2972 transition count 3797
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 1382 place count 2971 transition count 3797
Performed 978 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 978 Pre rules applied. Total rules applied 1382 place count 2971 transition count 2819
Deduced a syphon composed of 978 places in 9 ms
Ensure Unique test removed 94 places
Reduce places removed 1072 places and 0 transitions.
Iterating global reduction 4 with 2050 rules applied. Total rules applied 3432 place count 1899 transition count 2819
Discarding 9 places :
Implicit places reduction removed 9 places
Drop transitions removed 58 transitions
Trivial Post-agglo rules discarded 58 transitions
Performed 58 trivial Post agglomeration. Transition count delta: 58
Iterating post reduction 4 with 67 rules applied. Total rules applied 3499 place count 1890 transition count 2761
Reduce places removed 58 places and 0 transitions.
Iterating post reduction 5 with 58 rules applied. Total rules applied 3557 place count 1832 transition count 2761
Performed 37 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 37 Pre rules applied. Total rules applied 3557 place count 1832 transition count 2724
Deduced a syphon composed of 37 places in 8 ms
Ensure Unique test removed 37 places
Reduce places removed 74 places and 0 transitions.
Iterating global reduction 6 with 111 rules applied. Total rules applied 3668 place count 1758 transition count 2724
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 36 Pre rules applied. Total rules applied 3668 place count 1758 transition count 2688
Deduced a syphon composed of 36 places in 8 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 6 with 72 rules applied. Total rules applied 3740 place count 1722 transition count 2688
Discarding 7 places :
Symmetric choice reduction at 6 with 7 rule applications. Total rules 3747 place count 1715 transition count 2674
Iterating global reduction 6 with 7 rules applied. Total rules applied 3754 place count 1715 transition count 2674
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 5 Pre rules applied. Total rules applied 3754 place count 1715 transition count 2669
Deduced a syphon composed of 5 places in 8 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 6 with 10 rules applied. Total rules applied 3764 place count 1710 transition count 2669
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3765 place count 1709 transition count 2661
Iterating global reduction 6 with 1 rules applied. Total rules applied 3766 place count 1709 transition count 2661
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3767 place count 1708 transition count 2653
Iterating global reduction 6 with 1 rules applied. Total rules applied 3768 place count 1708 transition count 2653
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3769 place count 1707 transition count 2645
Iterating global reduction 6 with 1 rules applied. Total rules applied 3770 place count 1707 transition count 2645
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3771 place count 1706 transition count 2637
Iterating global reduction 6 with 1 rules applied. Total rules applied 3772 place count 1706 transition count 2637
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3773 place count 1705 transition count 2629
Iterating global reduction 6 with 1 rules applied. Total rules applied 3774 place count 1705 transition count 2629
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3775 place count 1704 transition count 2621
Iterating global reduction 6 with 1 rules applied. Total rules applied 3776 place count 1704 transition count 2621
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3777 place count 1703 transition count 2613
Iterating global reduction 6 with 1 rules applied. Total rules applied 3778 place count 1703 transition count 2613
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3779 place count 1702 transition count 2605
Iterating global reduction 6 with 1 rules applied. Total rules applied 3780 place count 1702 transition count 2605
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3781 place count 1701 transition count 2597
Iterating global reduction 6 with 1 rules applied. Total rules applied 3782 place count 1701 transition count 2597
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3783 place count 1700 transition count 2589
Iterating global reduction 6 with 1 rules applied. Total rules applied 3784 place count 1700 transition count 2589
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3785 place count 1699 transition count 2581
Iterating global reduction 6 with 1 rules applied. Total rules applied 3786 place count 1699 transition count 2581
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3787 place count 1698 transition count 2573
Iterating global reduction 6 with 1 rules applied. Total rules applied 3788 place count 1698 transition count 2573
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3789 place count 1697 transition count 2565
Iterating global reduction 6 with 1 rules applied. Total rules applied 3790 place count 1697 transition count 2565
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 3791 place count 1696 transition count 2557
Iterating global reduction 6 with 1 rules applied. Total rules applied 3792 place count 1696 transition count 2557
Performed 224 Post agglomeration using F-continuation condition.Transition count delta: 224
Deduced a syphon composed of 224 places in 5 ms
Reduce places removed 224 places and 0 transitions.
Iterating global reduction 6 with 448 rules applied. Total rules applied 4240 place count 1472 transition count 2333
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 4241 place count 1471 transition count 2332
Ensure Unique test removed 1 places
Iterating global reduction 6 with 2 rules applied. Total rules applied 4243 place count 1470 transition count 2332
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 4244 place count 1469 transition count 2331
Iterating global reduction 6 with 1 rules applied. Total rules applied 4245 place count 1469 transition count 2331
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 2 rules applied. Total rules applied 4247 place count 1469 transition count 2329
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 4248 place count 1468 transition count 2329
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 4248 place count 1468 transition count 2328
Deduced a syphon composed of 1 places in 5 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 4250 place count 1467 transition count 2328
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 8 with 1 rules applied. Total rules applied 4251 place count 1467 transition count 2328
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 4253 place count 1465 transition count 2326
Reduce places removed 18 places and 0 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 8 with 27 rules applied. Total rules applied 4280 place count 1447 transition count 2317
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 9 with 9 rules applied. Total rules applied 4289 place count 1438 transition count 2317
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 36 Pre rules applied. Total rules applied 4289 place count 1438 transition count 2281
Deduced a syphon composed of 36 places in 5 ms
Ensure Unique test removed 1 places
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 10 with 73 rules applied. Total rules applied 4362 place count 1401 transition count 2281
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 10 with 19 rules applied. Total rules applied 4381 place count 1382 transition count 2281
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 1 Pre rules applied. Total rules applied 4381 place count 1382 transition count 2280
Deduced a syphon composed of 1 places in 5 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 4383 place count 1381 transition count 2280
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 4 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 11 with 38 rules applied. Total rules applied 4421 place count 1362 transition count 2261
Discarding 18 places :
Symmetric choice reduction at 11 with 18 rule applications. Total rules 4439 place count 1344 transition count 2243
Iterating global reduction 11 with 18 rules applied. Total rules applied 4457 place count 1344 transition count 2243
Discarding 9 places :
Symmetric choice reduction at 11 with 9 rule applications. Total rules 4466 place count 1335 transition count 2234
Iterating global reduction 11 with 9 rules applied. Total rules applied 4475 place count 1335 transition count 2234
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 11 with 9 rules applied. Total rules applied 4484 place count 1335 transition count 2225
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 9 Pre rules applied. Total rules applied 4484 place count 1335 transition count 2216
Deduced a syphon composed of 9 places in 5 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 11 with 18 rules applied. Total rules applied 4502 place count 1326 transition count 2216
Applied a total of 4502 rules in 1696 ms. Remains 1326 /3661 variables (removed 2335) and now considering 2216/4491 (removed 2275) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1697 ms. Remains : 1326/3661 places, 2216/4491 transitions.
[2023-03-09 06:16:41] [INFO ] Flatten gal took : 59 ms
[2023-03-09 06:16:41] [INFO ] Flatten gal took : 65 ms
[2023-03-09 06:16:41] [INFO ] Input system was already deterministic with 2216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 3649 transition count 4472
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 3649 transition count 4472
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 25 place count 3649 transition count 4471
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 29 place count 3645 transition count 4460
Iterating global reduction 1 with 4 rules applied. Total rules applied 33 place count 3645 transition count 4460
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 35 place count 3645 transition count 4458
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 36 place count 3644 transition count 4457
Iterating global reduction 2 with 1 rules applied. Total rules applied 37 place count 3644 transition count 4457
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 38 place count 3643 transition count 4449
Iterating global reduction 2 with 1 rules applied. Total rules applied 39 place count 3643 transition count 4449
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 40 place count 3642 transition count 4441
Iterating global reduction 2 with 1 rules applied. Total rules applied 41 place count 3642 transition count 4441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4440
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4432
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4432
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4424
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4424
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4423
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4423
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4415
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4415
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4407
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4407
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4406
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4406
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4398
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4398
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4390
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4390
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4389
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4389
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4381
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4381
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4373
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4373
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4372
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4372
Applied a total of 67 rules in 4655 ms. Remains 3629 /3661 variables (removed 32) and now considering 4372/4491 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4655 ms. Remains : 3629/3661 places, 4372/4491 transitions.
[2023-03-09 06:16:46] [INFO ] Flatten gal took : 109 ms
[2023-03-09 06:16:46] [INFO ] Flatten gal took : 115 ms
[2023-03-09 06:16:46] [INFO ] Input system was already deterministic with 4372 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 3647 transition count 4470
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 3647 transition count 4470
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 29 place count 3647 transition count 4469
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 34 place count 3642 transition count 4457
Iterating global reduction 1 with 5 rules applied. Total rules applied 39 place count 3642 transition count 4457
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4454
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4454
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4446
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4437
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4437
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4429
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4429
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4420
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4420
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4412
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4412
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4403
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4403
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4395
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4395
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4386
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4386
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4378
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4378
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4369
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4369
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4361
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4361
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4352
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4352
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 80 place count 3622 transition count 4344
Iterating global reduction 2 with 1 rules applied. Total rules applied 81 place count 3622 transition count 4344
Applied a total of 81 rules in 5855 ms. Remains 3622 /3661 variables (removed 39) and now considering 4344/4491 (removed 147) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5855 ms. Remains : 3622/3661 places, 4344/4491 transitions.
[2023-03-09 06:16:52] [INFO ] Flatten gal took : 103 ms
[2023-03-09 06:16:52] [INFO ] Flatten gal took : 116 ms
[2023-03-09 06:16:53] [INFO ] Input system was already deterministic with 4344 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 3650 transition count 4473
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 3650 transition count 4473
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 3650 transition count 4472
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 28 place count 3645 transition count 4460
Iterating global reduction 1 with 5 rules applied. Total rules applied 33 place count 3645 transition count 4460
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 35 place count 3645 transition count 4458
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 36 place count 3644 transition count 4457
Iterating global reduction 2 with 1 rules applied. Total rules applied 37 place count 3644 transition count 4457
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 38 place count 3643 transition count 4449
Iterating global reduction 2 with 1 rules applied. Total rules applied 39 place count 3643 transition count 4449
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 40 place count 3642 transition count 4441
Iterating global reduction 2 with 1 rules applied. Total rules applied 41 place count 3642 transition count 4441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4440
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4432
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4432
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4424
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4424
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4423
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4423
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4415
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4415
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4407
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4407
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4406
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4406
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4398
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4398
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4390
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4390
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4389
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4389
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4381
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4381
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4373
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4373
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4372
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4372
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4364
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4364
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4356
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4356
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4355
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4355
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4347
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4347
Applied a total of 75 rules in 6232 ms. Remains 3625 /3661 variables (removed 36) and now considering 4347/4491 (removed 144) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6232 ms. Remains : 3625/3661 places, 4347/4491 transitions.
[2023-03-09 06:16:59] [INFO ] Flatten gal took : 105 ms
[2023-03-09 06:16:59] [INFO ] Flatten gal took : 126 ms
[2023-03-09 06:17:00] [INFO ] Input system was already deterministic with 4347 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3661/3661 places, 4491/4491 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 3647 transition count 4470
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 3647 transition count 4470
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 29 place count 3647 transition count 4469
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 34 place count 3642 transition count 4457
Iterating global reduction 1 with 5 rules applied. Total rules applied 39 place count 3642 transition count 4457
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 41 place count 3642 transition count 4455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 3641 transition count 4454
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 3641 transition count 4454
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 44 place count 3640 transition count 4446
Iterating global reduction 2 with 1 rules applied. Total rules applied 45 place count 3640 transition count 4446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 46 place count 3639 transition count 4438
Iterating global reduction 2 with 1 rules applied. Total rules applied 47 place count 3639 transition count 4438
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 48 place count 3638 transition count 4437
Iterating global reduction 2 with 1 rules applied. Total rules applied 49 place count 3638 transition count 4437
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 3637 transition count 4429
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 3637 transition count 4429
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 3636 transition count 4421
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 3636 transition count 4421
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 3635 transition count 4420
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 3635 transition count 4420
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 56 place count 3634 transition count 4412
Iterating global reduction 2 with 1 rules applied. Total rules applied 57 place count 3634 transition count 4412
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 3633 transition count 4404
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 3633 transition count 4404
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 3632 transition count 4403
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 3632 transition count 4403
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 3631 transition count 4395
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 3631 transition count 4395
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 64 place count 3630 transition count 4387
Iterating global reduction 2 with 1 rules applied. Total rules applied 65 place count 3630 transition count 4387
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 3629 transition count 4386
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 3629 transition count 4386
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 3628 transition count 4378
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 3628 transition count 4378
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 3627 transition count 4370
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 3627 transition count 4370
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 3626 transition count 4369
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 3626 transition count 4369
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 74 place count 3625 transition count 4361
Iterating global reduction 2 with 1 rules applied. Total rules applied 75 place count 3625 transition count 4361
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 76 place count 3624 transition count 4353
Iterating global reduction 2 with 1 rules applied. Total rules applied 77 place count 3624 transition count 4353
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 78 place count 3623 transition count 4352
Iterating global reduction 2 with 1 rules applied. Total rules applied 79 place count 3623 transition count 4352
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 80 place count 3622 transition count 4344
Iterating global reduction 2 with 1 rules applied. Total rules applied 81 place count 3622 transition count 4344
Applied a total of 81 rules in 6127 ms. Remains 3622 /3661 variables (removed 39) and now considering 4344/4491 (removed 147) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6127 ms. Remains : 3622/3661 places, 4344/4491 transitions.
[2023-03-09 06:17:06] [INFO ] Flatten gal took : 105 ms
[2023-03-09 06:17:06] [INFO ] Flatten gal took : 114 ms
[2023-03-09 06:17:06] [INFO ] Input system was already deterministic with 4344 transitions.
[2023-03-09 06:17:06] [INFO ] Flatten gal took : 118 ms
[2023-03-09 06:17:06] [INFO ] Flatten gal took : 107 ms
[2023-03-09 06:17:06] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-09 06:17:06] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 3661 places, 4491 transitions and 13934 arcs took 16 ms.
Total runtime 229972 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ASLink-PT-09b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/371
CTLFireability

FORMULA ASLink-PT-09b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-09b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-09b-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-09b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678343365208

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/371/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/371/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/371/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 4 (type EXCL) for 3 ASLink-PT-09b-CTLFireability-01
lola: time limit : 198 sec
lola: memory limit: 32 pages
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 51 (type FNDP) for 24 ASLink-PT-09b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 24 ASLink-PT-09b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SRCH) for 24 ASLink-PT-09b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 54 (type SRCH) for ASLink-PT-09b-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/371/CTLFireability-52.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 2/223 1/32 ASLink-PT-09b-CTLFireability-01 26149 m, 5229 m/sec, 78580 t fired, .
51 EF FNDP 1/3574 0/5 ASLink-PT-09b-CTLFireability-10 10860 t fired, 16 attempts, .
52 EF STEQ 1/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 27 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
lola: FINISHED task # 4 (type EXCL) for ASLink-PT-09b-CTLFireability-01
lola: result : true
lola: markings : 31752
lola: fired transitions : 93565
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 24 ASLink-PT-09b-CTLFireability-10
lola: time limit : 238 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 6/3574 0/5 ASLink-PT-09b-CTLFireability-10 264362 t fired, 1232 attempts, .
52 EF STEQ 6/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 5/238 2/32 ASLink-PT-09b-CTLFireability-10 147539 m, 29507 m/sec, 149335 t fired, .

Time elapsed: 32 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 11/3574 0/5 ASLink-PT-09b-CTLFireability-10 556929 t fired, 2592 attempts, .
52 EF STEQ 11/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 10/238 3/32 ASLink-PT-09b-CTLFireability-10 356249 m, 41742 m/sec, 364250 t fired, .

Time elapsed: 37 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 16/3574 0/5 ASLink-PT-09b-CTLFireability-10 840066 t fired, 3930 attempts, .
52 EF STEQ 16/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 15/238 5/32 ASLink-PT-09b-CTLFireability-10 560247 m, 40799 m/sec, 592128 t fired, .

Time elapsed: 42 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 21/3574 0/5 ASLink-PT-09b-CTLFireability-10 1131519 t fired, 5260 attempts, .
52 EF STEQ 21/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 20/238 7/32 ASLink-PT-09b-CTLFireability-10 763310 m, 40612 m/sec, 819311 t fired, .

Time elapsed: 47 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 26/3574 0/5 ASLink-PT-09b-CTLFireability-10 1431702 t fired, 6660 attempts, .
52 EF STEQ 26/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 25/238 8/32 ASLink-PT-09b-CTLFireability-10 965949 m, 40527 m/sec, 1046512 t fired, .

Time elapsed: 52 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 31/3574 0/5 ASLink-PT-09b-CTLFireability-10 1739060 t fired, 8160 attempts, .
52 EF STEQ 31/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 30/238 10/32 ASLink-PT-09b-CTLFireability-10 1165528 m, 39915 m/sec, 1274468 t fired, .

Time elapsed: 57 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 36/3574 0/5 ASLink-PT-09b-CTLFireability-10 2057043 t fired, 9727 attempts, .
52 EF STEQ 36/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 35/238 11/32 ASLink-PT-09b-CTLFireability-10 1372512 m, 41396 m/sec, 1492294 t fired, .

Time elapsed: 62 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 41/3574 0/5 ASLink-PT-09b-CTLFireability-10 2377117 t fired, 11335 attempts, .
52 EF STEQ 41/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 40/238 12/32 ASLink-PT-09b-CTLFireability-10 1577596 m, 41016 m/sec, 1716967 t fired, .

Time elapsed: 67 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 46/3574 0/5 ASLink-PT-09b-CTLFireability-10 2705594 t fired, 13081 attempts, .
52 EF STEQ 46/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 45/238 13/32 ASLink-PT-09b-CTLFireability-10 1782345 m, 40949 m/sec, 1941247 t fired, .

Time elapsed: 72 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 51/3574 0/5 ASLink-PT-09b-CTLFireability-10 3032252 t fired, 14845 attempts, .
52 EF STEQ 51/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 50/238 13/32 ASLink-PT-09b-CTLFireability-10 1988253 m, 41181 m/sec, 2161682 t fired, .

Time elapsed: 77 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 56/3574 0/5 ASLink-PT-09b-CTLFireability-10 3354875 t fired, 16596 attempts, .
52 EF STEQ 56/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 55/238 14/32 ASLink-PT-09b-CTLFireability-10 2193916 m, 41132 m/sec, 2384186 t fired, .

Time elapsed: 82 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 61/3574 0/5 ASLink-PT-09b-CTLFireability-10 3687779 t fired, 18500 attempts, .
52 EF STEQ 61/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 60/238 15/32 ASLink-PT-09b-CTLFireability-10 2398158 m, 40848 m/sec, 2607256 t fired, .

Time elapsed: 87 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 66/3574 0/5 ASLink-PT-09b-CTLFireability-10 4017637 t fired, 20314 attempts, .
52 EF STEQ 66/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 65/238 16/32 ASLink-PT-09b-CTLFireability-10 2603549 m, 41078 m/sec, 2827361 t fired, .

Time elapsed: 92 secs. Pages in use: 16
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 71/3574 0/5 ASLink-PT-09b-CTLFireability-10 4344549 t fired, 22232 attempts, .
52 EF STEQ 71/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 70/238 19/32 ASLink-PT-09b-CTLFireability-10 2805058 m, 40301 m/sec, 3040961 t fired, .

Time elapsed: 97 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 76/3574 0/5 ASLink-PT-09b-CTLFireability-10 4671350 t fired, 24145 attempts, .
52 EF STEQ 76/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 75/238 21/32 ASLink-PT-09b-CTLFireability-10 3009206 m, 40829 m/sec, 3255627 t fired, .

Time elapsed: 102 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 81/3574 0/5 ASLink-PT-09b-CTLFireability-10 4998127 t fired, 26012 attempts, .
52 EF STEQ 81/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 80/238 23/32 ASLink-PT-09b-CTLFireability-10 3207335 m, 39625 m/sec, 3491263 t fired, .

Time elapsed: 107 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 86/3574 0/5 ASLink-PT-09b-CTLFireability-10 5326392 t fired, 27974 attempts, .
52 EF STEQ 86/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 85/238 24/32 ASLink-PT-09b-CTLFireability-10 3417477 m, 42028 m/sec, 3704001 t fired, .

Time elapsed: 112 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 91/3574 0/5 ASLink-PT-09b-CTLFireability-10 5656943 t fired, 29922 attempts, .
52 EF STEQ 91/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 90/238 26/32 ASLink-PT-09b-CTLFireability-10 3621156 m, 40735 m/sec, 3931762 t fired, .

Time elapsed: 117 secs. Pages in use: 26
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 96/3574 0/5 ASLink-PT-09b-CTLFireability-10 5981769 t fired, 31881 attempts, .
52 EF STEQ 96/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 95/238 27/32 ASLink-PT-09b-CTLFireability-10 3823717 m, 40512 m/sec, 4158395 t fired, .

Time elapsed: 122 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 101/3574 0/5 ASLink-PT-09b-CTLFireability-10 6311898 t fired, 33831 attempts, .
52 EF STEQ 101/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 100/238 28/32 ASLink-PT-09b-CTLFireability-10 4032011 m, 41658 m/sec, 4375997 t fired, .

Time elapsed: 127 secs. Pages in use: 28
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 106/3574 0/5 ASLink-PT-09b-CTLFireability-10 6642587 t fired, 35871 attempts, .
52 EF STEQ 106/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 105/238 30/32 ASLink-PT-09b-CTLFireability-10 4225147 m, 38627 m/sec, 4615929 t fired, .

Time elapsed: 132 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 3 0 4 0 0 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 111/3574 0/5 ASLink-PT-09b-CTLFireability-10 6977443 t fired, 38024 attempts, .
52 EF STEQ 111/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
53 EF EXCL 110/238 32/32 ASLink-PT-09b-CTLFireability-10 4421432 m, 39257 m/sec, 4844858 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 53 (type EXCL) for ASLink-PT-09b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 116/3574 0/5 ASLink-PT-09b-CTLFireability-10 7302483 t fired, 40031 attempts, .
52 EF STEQ 116/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 48 (type EXCL) for 47 ASLink-PT-09b-CTLFireability-15
lola: time limit : 247 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/247 8/32 ASLink-PT-09b-CTLFireability-15 104906 m, 20981 m/sec, 272281 t fired, .
51 EF FNDP 121/3574 0/5 ASLink-PT-09b-CTLFireability-10 7636509 t fired, 42119 attempts, .
52 EF STEQ 121/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/247 12/32 ASLink-PT-09b-CTLFireability-15 185212 m, 16061 m/sec, 555963 t fired, .
51 EF FNDP 126/3574 0/5 ASLink-PT-09b-CTLFireability-10 7962468 t fired, 44129 attempts, .
52 EF STEQ 126/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: FINISHED task # 48 (type EXCL) for ASLink-PT-09b-CTLFireability-15
lola: result : true
lola: markings : 205581
lola: fired transitions : 641273
lola: time used : 11.000000
lola: memory pages used : 13
lola: LAUNCH task # 45 (type EXCL) for 44 ASLink-PT-09b-CTLFireability-14
lola: time limit : 265 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 4/265 3/32 ASLink-PT-09b-CTLFireability-14 36356 m, 7271 m/sec, 190921 t fired, .
51 EF FNDP 131/3574 0/5 ASLink-PT-09b-CTLFireability-10 8294736 t fired, 46266 attempts, .
52 EF STEQ 131/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 9/265 6/32 ASLink-PT-09b-CTLFireability-14 80351 m, 8799 m/sec, 470303 t fired, .
51 EF FNDP 136/3574 0/5 ASLink-PT-09b-CTLFireability-10 8619799 t fired, 48399 attempts, .
52 EF STEQ 136/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 14/265 9/32 ASLink-PT-09b-CTLFireability-14 123675 m, 8664 m/sec, 750653 t fired, .
51 EF FNDP 141/3574 0/5 ASLink-PT-09b-CTLFireability-10 8955019 t fired, 50551 attempts, .
52 EF STEQ 141/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 19/265 12/32 ASLink-PT-09b-CTLFireability-14 166548 m, 8574 m/sec, 1029003 t fired, .
51 EF FNDP 146/3574 0/5 ASLink-PT-09b-CTLFireability-10 9278782 t fired, 52592 attempts, .
52 EF STEQ 146/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 24/265 15/32 ASLink-PT-09b-CTLFireability-14 210189 m, 8728 m/sec, 1310328 t fired, .
51 EF FNDP 151/3574 0/5 ASLink-PT-09b-CTLFireability-10 9601861 t fired, 54625 attempts, .
52 EF STEQ 151/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 29/265 18/32 ASLink-PT-09b-CTLFireability-14 254095 m, 8781 m/sec, 1590693 t fired, .
51 EF FNDP 156/3574 0/5 ASLink-PT-09b-CTLFireability-10 9924655 t fired, 56654 attempts, .
52 EF STEQ 156/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 34/265 20/32 ASLink-PT-09b-CTLFireability-14 295898 m, 8360 m/sec, 1871082 t fired, .
51 EF FNDP 161/3574 0/5 ASLink-PT-09b-CTLFireability-10 10256218 t fired, 58787 attempts, .
52 EF STEQ 161/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 39/265 23/32 ASLink-PT-09b-CTLFireability-14 339795 m, 8779 m/sec, 2148299 t fired, .
51 EF FNDP 166/3574 0/5 ASLink-PT-09b-CTLFireability-10 10580257 t fired, 60861 attempts, .
52 EF STEQ 166/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 44/265 26/32 ASLink-PT-09b-CTLFireability-14 382499 m, 8540 m/sec, 2426660 t fired, .
51 EF FNDP 171/3574 0/5 ASLink-PT-09b-CTLFireability-10 10912835 t fired, 62967 attempts, .
52 EF STEQ 171/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 49/265 29/32 ASLink-PT-09b-CTLFireability-14 424159 m, 8332 m/sec, 2706543 t fired, .
51 EF FNDP 176/3574 0/5 ASLink-PT-09b-CTLFireability-10 11239674 t fired, 65036 attempts, .
52 EF STEQ 176/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 54/265 31/32 ASLink-PT-09b-CTLFireability-14 464826 m, 8133 m/sec, 2990336 t fired, .
51 EF FNDP 181/3574 0/5 ASLink-PT-09b-CTLFireability-10 11565931 t fired, 67043 attempts, .
52 EF STEQ 181/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 45 (type EXCL) for ASLink-PT-09b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 186/3574 0/5 ASLink-PT-09b-CTLFireability-10 11891957 t fired, 69144 attempts, .
52 EF STEQ 186/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 42 (type EXCL) for 41 ASLink-PT-09b-CTLFireability-13
lola: time limit : 282 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/282 4/32 ASLink-PT-09b-CTLFireability-13 54947 m, 10989 m/sec, 273251 t fired, .
51 EF FNDP 191/3574 0/5 ASLink-PT-09b-CTLFireability-10 12224333 t fired, 71262 attempts, .
52 EF STEQ 191/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/282 7/32 ASLink-PT-09b-CTLFireability-13 101906 m, 9391 m/sec, 553784 t fired, .
51 EF FNDP 196/3574 0/5 ASLink-PT-09b-CTLFireability-10 12547522 t fired, 73374 attempts, .
52 EF STEQ 196/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/282 11/32 ASLink-PT-09b-CTLFireability-13 150149 m, 9648 m/sec, 835200 t fired, .
51 EF FNDP 201/3574 0/5 ASLink-PT-09b-CTLFireability-10 12874102 t fired, 75475 attempts, .
52 EF STEQ 201/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/282 14/32 ASLink-PT-09b-CTLFireability-13 198585 m, 9687 m/sec, 1116353 t fired, .
51 EF FNDP 206/3574 0/5 ASLink-PT-09b-CTLFireability-10 13199596 t fired, 77511 attempts, .
52 EF STEQ 206/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/282 17/32 ASLink-PT-09b-CTLFireability-13 246891 m, 9661 m/sec, 1396166 t fired, .
51 EF FNDP 211/3574 0/5 ASLink-PT-09b-CTLFireability-10 13518479 t fired, 79558 attempts, .
52 EF STEQ 211/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/282 20/32 ASLink-PT-09b-CTLFireability-13 294193 m, 9460 m/sec, 1676083 t fired, .
51 EF FNDP 216/3574 0/5 ASLink-PT-09b-CTLFireability-10 13844052 t fired, 81615 attempts, .
52 EF STEQ 216/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/282 24/32 ASLink-PT-09b-CTLFireability-13 343487 m, 9858 m/sec, 1953384 t fired, .
51 EF FNDP 221/3574 0/5 ASLink-PT-09b-CTLFireability-10 14173902 t fired, 83744 attempts, .
52 EF STEQ 221/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/282 27/32 ASLink-PT-09b-CTLFireability-13 390408 m, 9384 m/sec, 2231478 t fired, .
51 EF FNDP 226/3574 0/5 ASLink-PT-09b-CTLFireability-10 14503922 t fired, 85842 attempts, .
52 EF STEQ 226/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/282 30/32 ASLink-PT-09b-CTLFireability-13 438277 m, 9573 m/sec, 2508500 t fired, .
51 EF FNDP 231/3574 0/5 ASLink-PT-09b-CTLFireability-10 14830626 t fired, 87922 attempts, .
52 EF STEQ 231/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/282 32/32 ASLink-PT-09b-CTLFireability-13 478877 m, 8120 m/sec, 2789814 t fired, .
51 EF FNDP 236/3574 0/5 ASLink-PT-09b-CTLFireability-10 15163520 t fired, 90003 attempts, .
52 EF STEQ 236/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 42 (type EXCL) for ASLink-PT-09b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 241/3574 0/5 ASLink-PT-09b-CTLFireability-10 15488507 t fired, 92078 attempts, .
52 EF STEQ 241/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 39 (type EXCL) for 38 ASLink-PT-09b-CTLFireability-12
lola: time limit : 303 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/303 4/32 ASLink-PT-09b-CTLFireability-12 59144 m, 11828 m/sec, 278327 t fired, .
51 EF FNDP 246/3574 0/5 ASLink-PT-09b-CTLFireability-10 15813955 t fired, 94153 attempts, .
52 EF STEQ 246/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/303 8/32 ASLink-PT-09b-CTLFireability-12 111954 m, 10562 m/sec, 560142 t fired, .
51 EF FNDP 251/3574 0/5 ASLink-PT-09b-CTLFireability-10 16138073 t fired, 96185 attempts, .
52 EF STEQ 251/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/303 12/32 ASLink-PT-09b-CTLFireability-12 162904 m, 10190 m/sec, 842181 t fired, .
51 EF FNDP 256/3574 0/5 ASLink-PT-09b-CTLFireability-10 16463976 t fired, 98232 attempts, .
52 EF STEQ 256/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/303 15/32 ASLink-PT-09b-CTLFireability-12 214087 m, 10236 m/sec, 1124320 t fired, .
51 EF FNDP 261/3574 0/5 ASLink-PT-09b-CTLFireability-10 16796254 t fired, 100382 attempts, .
52 EF STEQ 261/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/303 18/32 ASLink-PT-09b-CTLFireability-12 265337 m, 10250 m/sec, 1404211 t fired, .
51 EF FNDP 266/3574 0/5 ASLink-PT-09b-CTLFireability-10 17125449 t fired, 102506 attempts, .
52 EF STEQ 266/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/303 22/32 ASLink-PT-09b-CTLFireability-12 316785 m, 10289 m/sec, 1683653 t fired, .
51 EF FNDP 271/3574 0/5 ASLink-PT-09b-CTLFireability-10 17450818 t fired, 104594 attempts, .
52 EF STEQ 271/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/303 25/32 ASLink-PT-09b-CTLFireability-12 367574 m, 10157 m/sec, 1962922 t fired, .
51 EF FNDP 276/3574 0/5 ASLink-PT-09b-CTLFireability-10 17774405 t fired, 106634 attempts, .
52 EF STEQ 276/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/303 29/32 ASLink-PT-09b-CTLFireability-12 417528 m, 9990 m/sec, 2240450 t fired, .
51 EF FNDP 281/3574 0/5 ASLink-PT-09b-CTLFireability-10 18103672 t fired, 108758 attempts, .
52 EF STEQ 281/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/303 31/32 ASLink-PT-09b-CTLFireability-12 464112 m, 9316 m/sec, 2521324 t fired, .
51 EF FNDP 286/3574 0/5 ASLink-PT-09b-CTLFireability-10 18432776 t fired, 110836 attempts, .
52 EF STEQ 286/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 39 (type EXCL) for ASLink-PT-09b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 2 2 0 4 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 291/3574 0/5 ASLink-PT-09b-CTLFireability-10 18758884 t fired, 112926 attempts, .
52 EF STEQ 291/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 27 (type EXCL) for 24 ASLink-PT-09b-CTLFireability-10
lola: time limit : 328 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ASLink-PT-09b-CTLFireability-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ASLink-PT-09b-CTLFireability-09
lola: time limit : 364 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/364 5/32 ASLink-PT-09b-CTLFireability-09 71546 m, 14309 m/sec, 270641 t fired, .
51 EF FNDP 296/3574 0/5 ASLink-PT-09b-CTLFireability-10 19092348 t fired, 115059 attempts, .
52 EF STEQ 296/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/364 10/32 ASLink-PT-09b-CTLFireability-09 134234 m, 12537 m/sec, 547534 t fired, .
51 EF FNDP 301/3574 0/5 ASLink-PT-09b-CTLFireability-10 19423455 t fired, 117237 attempts, .
52 EF STEQ 301/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/364 14/32 ASLink-PT-09b-CTLFireability-09 195865 m, 12326 m/sec, 822688 t fired, .
51 EF FNDP 306/3574 0/5 ASLink-PT-09b-CTLFireability-10 19751674 t fired, 119385 attempts, .
52 EF STEQ 306/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/364 18/32 ASLink-PT-09b-CTLFireability-09 257658 m, 12358 m/sec, 1098200 t fired, .
51 EF FNDP 311/3574 0/5 ASLink-PT-09b-CTLFireability-10 20084623 t fired, 121478 attempts, .
52 EF STEQ 311/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/364 22/32 ASLink-PT-09b-CTLFireability-09 317838 m, 12036 m/sec, 1372696 t fired, .
51 EF FNDP 316/3574 0/5 ASLink-PT-09b-CTLFireability-10 20412966 t fired, 123649 attempts, .
52 EF STEQ 316/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/364 26/32 ASLink-PT-09b-CTLFireability-09 379184 m, 12269 m/sec, 1646311 t fired, .
51 EF FNDP 321/3574 0/5 ASLink-PT-09b-CTLFireability-10 20741990 t fired, 125810 attempts, .
52 EF STEQ 321/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/364 30/32 ASLink-PT-09b-CTLFireability-09 437309 m, 11625 m/sec, 1919677 t fired, .
51 EF FNDP 326/3574 0/5 ASLink-PT-09b-CTLFireability-10 21074275 t fired, 127945 attempts, .
52 EF STEQ 326/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 22 (type EXCL) for ASLink-PT-09b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 331/3574 0/5 ASLink-PT-09b-CTLFireability-10 21398940 t fired, 130055 attempts, .
52 EF STEQ 331/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 18 ASLink-PT-09b-CTLFireability-08
lola: time limit : 405 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/405 8/32 ASLink-PT-09b-CTLFireability-08 105894 m, 21178 m/sec, 275315 t fired, .
51 EF FNDP 336/3574 0/5 ASLink-PT-09b-CTLFireability-10 21728537 t fired, 132246 attempts, .
52 EF STEQ 336/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/405 12/32 ASLink-PT-09b-CTLFireability-08 186455 m, 16112 m/sec, 559258 t fired, .
51 EF FNDP 341/3574 0/5 ASLink-PT-09b-CTLFireability-10 22058748 t fired, 134361 attempts, .
52 EF STEQ 341/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/405 15/32 ASLink-PT-09b-CTLFireability-08 254398 m, 13588 m/sec, 843236 t fired, .
51 EF FNDP 346/3574 0/5 ASLink-PT-09b-CTLFireability-10 22388709 t fired, 136506 attempts, .
52 EF STEQ 346/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/405 17/32 ASLink-PT-09b-CTLFireability-08 304918 m, 10104 m/sec, 1130893 t fired, .
51 EF FNDP 351/3574 0/5 ASLink-PT-09b-CTLFireability-10 22712401 t fired, 138594 attempts, .
52 EF STEQ 351/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/405 18/32 ASLink-PT-09b-CTLFireability-08 350969 m, 9210 m/sec, 1417519 t fired, .
51 EF FNDP 356/3574 0/5 ASLink-PT-09b-CTLFireability-10 23041732 t fired, 140716 attempts, .
52 EF STEQ 356/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/405 19/32 ASLink-PT-09b-CTLFireability-08 396488 m, 9103 m/sec, 1704753 t fired, .
51 EF FNDP 361/3574 0/5 ASLink-PT-09b-CTLFireability-10 23373404 t fired, 142831 attempts, .
52 EF STEQ 361/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/405 22/32 ASLink-PT-09b-CTLFireability-08 465903 m, 13883 m/sec, 1986318 t fired, .
51 EF FNDP 366/3574 0/5 ASLink-PT-09b-CTLFireability-10 23704041 t fired, 144972 attempts, .
52 EF STEQ 366/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/405 25/32 ASLink-PT-09b-CTLFireability-08 530546 m, 12928 m/sec, 2269160 t fired, .
51 EF FNDP 371/3574 0/5 ASLink-PT-09b-CTLFireability-10 24029659 t fired, 147071 attempts, .
52 EF STEQ 371/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/405 27/32 ASLink-PT-09b-CTLFireability-08 580591 m, 10009 m/sec, 2555589 t fired, .
51 EF FNDP 376/3574 0/5 ASLink-PT-09b-CTLFireability-10 24361447 t fired, 149150 attempts, .
52 EF STEQ 376/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/405 28/32 ASLink-PT-09b-CTLFireability-08 634744 m, 10830 m/sec, 2839579 t fired, .
51 EF FNDP 381/3574 0/5 ASLink-PT-09b-CTLFireability-10 24689662 t fired, 151222 attempts, .
52 EF STEQ 381/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/405 29/32 ASLink-PT-09b-CTLFireability-08 685073 m, 10065 m/sec, 3124437 t fired, .
51 EF FNDP 386/3574 0/5 ASLink-PT-09b-CTLFireability-10 25009115 t fired, 153291 attempts, .
52 EF STEQ 386/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/405 31/32 ASLink-PT-09b-CTLFireability-08 734000 m, 9785 m/sec, 3410508 t fired, .
51 EF FNDP 391/3574 0/5 ASLink-PT-09b-CTLFireability-10 25331159 t fired, 155412 attempts, .
52 EF STEQ 391/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 19 (type EXCL) for ASLink-PT-09b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 396/3574 0/5 ASLink-PT-09b-CTLFireability-10 25660268 t fired, 157574 attempts, .
52 EF STEQ 396/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 16 (type EXCL) for 15 ASLink-PT-09b-CTLFireability-07
lola: time limit : 454 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/454 8/32 ASLink-PT-09b-CTLFireability-07 104869 m, 20973 m/sec, 272165 t fired, .
51 EF FNDP 401/3574 0/5 ASLink-PT-09b-CTLFireability-10 25992596 t fired, 159779 attempts, .
52 EF STEQ 401/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/454 12/32 ASLink-PT-09b-CTLFireability-07 185761 m, 16178 m/sec, 557533 t fired, .
51 EF FNDP 406/3574 0/5 ASLink-PT-09b-CTLFireability-10 26324239 t fired, 161875 attempts, .
52 EF STEQ 406/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/454 15/32 ASLink-PT-09b-CTLFireability-07 254546 m, 13757 m/sec, 844068 t fired, .
51 EF FNDP 411/3574 0/5 ASLink-PT-09b-CTLFireability-10 26654345 t fired, 164035 attempts, .
52 EF STEQ 411/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/454 17/32 ASLink-PT-09b-CTLFireability-07 305076 m, 10106 m/sec, 1131953 t fired, .
51 EF FNDP 416/3574 0/5 ASLink-PT-09b-CTLFireability-10 26979730 t fired, 166113 attempts, .
52 EF STEQ 416/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/454 18/32 ASLink-PT-09b-CTLFireability-07 351551 m, 9295 m/sec, 1421813 t fired, .
51 EF FNDP 421/3574 0/5 ASLink-PT-09b-CTLFireability-10 27312064 t fired, 168246 attempts, .
52 EF STEQ 421/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/454 19/32 ASLink-PT-09b-CTLFireability-07 397591 m, 9208 m/sec, 1709833 t fired, .
51 EF FNDP 426/3574 0/5 ASLink-PT-09b-CTLFireability-10 27636284 t fired, 170296 attempts, .
52 EF STEQ 426/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/454 22/32 ASLink-PT-09b-CTLFireability-07 467121 m, 13906 m/sec, 1992448 t fired, .
51 EF FNDP 431/3574 0/5 ASLink-PT-09b-CTLFireability-10 27961333 t fired, 172438 attempts, .
52 EF STEQ 431/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/454 25/32 ASLink-PT-09b-CTLFireability-07 531499 m, 12875 m/sec, 2274554 t fired, .
51 EF FNDP 436/3574 0/5 ASLink-PT-09b-CTLFireability-10 28287411 t fired, 174559 attempts, .
52 EF STEQ 436/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/454 27/32 ASLink-PT-09b-CTLFireability-07 581735 m, 10047 m/sec, 2560922 t fired, .
51 EF FNDP 441/3574 0/5 ASLink-PT-09b-CTLFireability-10 28612238 t fired, 176658 attempts, .
52 EF STEQ 441/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/454 28/32 ASLink-PT-09b-CTLFireability-07 635537 m, 10760 m/sec, 2844378 t fired, .
51 EF FNDP 446/3574 0/5 ASLink-PT-09b-CTLFireability-10 28937234 t fired, 178762 attempts, .
52 EF STEQ 446/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/454 29/32 ASLink-PT-09b-CTLFireability-07 685944 m, 10081 m/sec, 3130357 t fired, .
51 EF FNDP 451/3574 0/5 ASLink-PT-09b-CTLFireability-10 29265732 t fired, 180852 attempts, .
52 EF STEQ 451/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/454 31/32 ASLink-PT-09b-CTLFireability-07 734701 m, 9751 m/sec, 3413187 t fired, .
51 EF FNDP 456/3574 0/5 ASLink-PT-09b-CTLFireability-10 29595850 t fired, 182964 attempts, .
52 EF STEQ 456/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for ASLink-PT-09b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 461/3574 0/5 ASLink-PT-09b-CTLFireability-10 29928678 t fired, 185197 attempts, .
52 EF STEQ 461/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 13 (type EXCL) for 12 ASLink-PT-09b-CTLFireability-06
lola: time limit : 518 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/518 8/32 ASLink-PT-09b-CTLFireability-06 105089 m, 21017 m/sec, 272878 t fired, .
51 EF FNDP 466/3574 0/5 ASLink-PT-09b-CTLFireability-10 30257338 t fired, 187280 attempts, .
52 EF STEQ 466/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/518 12/32 ASLink-PT-09b-CTLFireability-06 186028 m, 16187 m/sec, 558280 t fired, .
51 EF FNDP 471/3574 0/5 ASLink-PT-09b-CTLFireability-10 30583680 t fired, 189377 attempts, .
52 EF STEQ 471/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/518 15/32 ASLink-PT-09b-CTLFireability-06 254343 m, 13663 m/sec, 842901 t fired, .
51 EF FNDP 476/3574 0/5 ASLink-PT-09b-CTLFireability-10 30912783 t fired, 191564 attempts, .
52 EF STEQ 476/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/518 17/32 ASLink-PT-09b-CTLFireability-06 304449 m, 10021 m/sec, 1128299 t fired, .
51 EF FNDP 481/3574 0/5 ASLink-PT-09b-CTLFireability-10 31238031 t fired, 193616 attempts, .
52 EF STEQ 481/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/518 18/32 ASLink-PT-09b-CTLFireability-06 350447 m, 9199 m/sec, 1414067 t fired, .
51 EF FNDP 486/3574 0/5 ASLink-PT-09b-CTLFireability-10 31566974 t fired, 195778 attempts, .
52 EF STEQ 486/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/518 19/32 ASLink-PT-09b-CTLFireability-06 395530 m, 9016 m/sec, 1699801 t fired, .
51 EF FNDP 491/3574 0/5 ASLink-PT-09b-CTLFireability-10 31889517 t fired, 197866 attempts, .
52 EF STEQ 491/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/518 22/32 ASLink-PT-09b-CTLFireability-06 464756 m, 13845 m/sec, 1980886 t fired, .
51 EF FNDP 496/3574 0/5 ASLink-PT-09b-CTLFireability-10 32220756 t fired, 199915 attempts, .
52 EF STEQ 496/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/518 25/32 ASLink-PT-09b-CTLFireability-06 528948 m, 12838 m/sec, 2261842 t fired, .
51 EF FNDP 501/3574 0/5 ASLink-PT-09b-CTLFireability-10 32552653 t fired, 202067 attempts, .
52 EF STEQ 501/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/518 27/32 ASLink-PT-09b-CTLFireability-06 578449 m, 9900 m/sec, 2542483 t fired, .
51 EF FNDP 506/3574 0/5 ASLink-PT-09b-CTLFireability-10 32879618 t fired, 204193 attempts, .
52 EF STEQ 506/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/518 28/32 ASLink-PT-09b-CTLFireability-06 631751 m, 10660 m/sec, 2824556 t fired, .
51 EF FNDP 511/3574 0/5 ASLink-PT-09b-CTLFireability-10 33211480 t fired, 206301 attempts, .
52 EF STEQ 511/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/518 29/32 ASLink-PT-09b-CTLFireability-06 682671 m, 10184 m/sec, 3110194 t fired, .
51 EF FNDP 516/3574 0/5 ASLink-PT-09b-CTLFireability-10 33534353 t fired, 208406 attempts, .
52 EF STEQ 516/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/518 31/32 ASLink-PT-09b-CTLFireability-06 730394 m, 9544 m/sec, 3396509 t fired, .
51 EF FNDP 521/3574 0/5 ASLink-PT-09b-CTLFireability-10 33861586 t fired, 210500 attempts, .
52 EF STEQ 521/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 13 (type EXCL) for ASLink-PT-09b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 526/3574 0/5 ASLink-PT-09b-CTLFireability-10 34188934 t fired, 212637 attempts, .
52 EF STEQ 526/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 ASLink-PT-09b-CTLFireability-04
lola: time limit : 609 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/609 4/32 ASLink-PT-09b-CTLFireability-04 50847 m, 10169 m/sec, 234127 t fired, .
51 EF FNDP 531/3574 0/5 ASLink-PT-09b-CTLFireability-10 34513939 t fired, 214824 attempts, .
52 EF STEQ 531/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/609 7/32 ASLink-PT-09b-CTLFireability-04 95750 m, 8980 m/sec, 473429 t fired, .
51 EF FNDP 536/3574 0/5 ASLink-PT-09b-CTLFireability-10 34847445 t fired, 216999 attempts, .
52 EF STEQ 536/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/609 10/32 ASLink-PT-09b-CTLFireability-04 140132 m, 8876 m/sec, 714888 t fired, .
51 EF FNDP 541/3574 0/5 ASLink-PT-09b-CTLFireability-10 35178210 t fired, 219118 attempts, .
52 EF STEQ 541/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/609 13/32 ASLink-PT-09b-CTLFireability-04 184236 m, 8820 m/sec, 955746 t fired, .
51 EF FNDP 546/3574 0/5 ASLink-PT-09b-CTLFireability-10 35503163 t fired, 221223 attempts, .
52 EF STEQ 546/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/609 16/32 ASLink-PT-09b-CTLFireability-04 228212 m, 8795 m/sec, 1195578 t fired, .
51 EF FNDP 551/3574 0/5 ASLink-PT-09b-CTLFireability-10 35828482 t fired, 223341 attempts, .
52 EF STEQ 551/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/609 19/32 ASLink-PT-09b-CTLFireability-04 271209 m, 8599 m/sec, 1434876 t fired, .
51 EF FNDP 556/3574 0/5 ASLink-PT-09b-CTLFireability-10 36157021 t fired, 225459 attempts, .
52 EF STEQ 556/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/609 22/32 ASLink-PT-09b-CTLFireability-04 315362 m, 8830 m/sec, 1674867 t fired, .
51 EF FNDP 561/3574 0/5 ASLink-PT-09b-CTLFireability-10 36491734 t fired, 227591 attempts, .
52 EF STEQ 561/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/609 25/32 ASLink-PT-09b-CTLFireability-04 357685 m, 8464 m/sec, 1914444 t fired, .
51 EF FNDP 566/3574 0/5 ASLink-PT-09b-CTLFireability-10 36826025 t fired, 229709 attempts, .
52 EF STEQ 566/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/609 28/32 ASLink-PT-09b-CTLFireability-04 402042 m, 8871 m/sec, 2153965 t fired, .
51 EF FNDP 571/3574 0/5 ASLink-PT-09b-CTLFireability-10 37152728 t fired, 231856 attempts, .
52 EF STEQ 571/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/609 30/32 ASLink-PT-09b-CTLFireability-04 443186 m, 8228 m/sec, 2393140 t fired, .
51 EF FNDP 576/3574 0/5 ASLink-PT-09b-CTLFireability-10 37475660 t fired, 233921 attempts, .
52 EF STEQ 576/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/609 32/32 ASLink-PT-09b-CTLFireability-04 481571 m, 7677 m/sec, 2633723 t fired, .
51 EF FNDP 581/3574 0/5 ASLink-PT-09b-CTLFireability-10 37798547 t fired, 236008 attempts, .
52 EF STEQ 581/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for ASLink-PT-09b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 586/3574 0/5 ASLink-PT-09b-CTLFireability-10 38124842 t fired, 238118 attempts, .
52 EF STEQ 586/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 ASLink-PT-09b-CTLFireability-02
lola: time limit : 747 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/747 8/32 ASLink-PT-09b-CTLFireability-02 104498 m, 20899 m/sec, 270941 t fired, .
51 EF FNDP 591/3574 0/5 ASLink-PT-09b-CTLFireability-10 38458355 t fired, 240215 attempts, .
52 EF STEQ 591/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/747 12/32 ASLink-PT-09b-CTLFireability-02 185217 m, 16143 m/sec, 555988 t fired, .
51 EF FNDP 596/3574 0/5 ASLink-PT-09b-CTLFireability-10 38788461 t fired, 242314 attempts, .
52 EF STEQ 596/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/747 15/32 ASLink-PT-09b-CTLFireability-02 253637 m, 13684 m/sec, 839143 t fired, .
51 EF FNDP 601/3574 0/5 ASLink-PT-09b-CTLFireability-10 39117141 t fired, 244460 attempts, .
52 EF STEQ 601/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/747 17/32 ASLink-PT-09b-CTLFireability-02 304276 m, 10127 m/sec, 1127290 t fired, .
51 EF FNDP 606/3574 0/5 ASLink-PT-09b-CTLFireability-10 39446944 t fired, 246642 attempts, .
52 EF STEQ 606/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/747 18/32 ASLink-PT-09b-CTLFireability-02 350697 m, 9284 m/sec, 1415637 t fired, .
51 EF FNDP 611/3574 0/5 ASLink-PT-09b-CTLFireability-10 39771419 t fired, 248615 attempts, .
52 EF STEQ 611/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/747 19/32 ASLink-PT-09b-CTLFireability-02 396038 m, 9068 m/sec, 1702385 t fired, .
51 EF FNDP 616/3574 0/5 ASLink-PT-09b-CTLFireability-10 40099473 t fired, 250758 attempts, .
52 EF STEQ 616/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/747 22/32 ASLink-PT-09b-CTLFireability-02 465261 m, 13844 m/sec, 1983291 t fired, .
51 EF FNDP 621/3574 0/5 ASLink-PT-09b-CTLFireability-10 40427726 t fired, 252896 attempts, .
52 EF STEQ 621/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/747 25/32 ASLink-PT-09b-CTLFireability-02 529762 m, 12900 m/sec, 2265665 t fired, .
51 EF FNDP 626/3574 0/5 ASLink-PT-09b-CTLFireability-10 40762087 t fired, 255086 attempts, .
52 EF STEQ 626/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/747 27/32 ASLink-PT-09b-CTLFireability-02 579704 m, 9988 m/sec, 2549999 t fired, .
51 EF FNDP 631/3574 0/5 ASLink-PT-09b-CTLFireability-10 41090096 t fired, 257170 attempts, .
52 EF STEQ 631/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/747 28/32 ASLink-PT-09b-CTLFireability-02 633302 m, 10719 m/sec, 2832005 t fired, .
51 EF FNDP 636/3574 0/5 ASLink-PT-09b-CTLFireability-10 41415712 t fired, 259282 attempts, .
52 EF STEQ 636/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/747 29/32 ASLink-PT-09b-CTLFireability-02 683432 m, 10026 m/sec, 3114582 t fired, .
51 EF FNDP 641/3574 0/5 ASLink-PT-09b-CTLFireability-10 41745032 t fired, 261468 attempts, .
52 EF STEQ 641/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/747 31/32 ASLink-PT-09b-CTLFireability-02 730994 m, 9512 m/sec, 3400518 t fired, .
51 EF FNDP 646/3574 0/5 ASLink-PT-09b-CTLFireability-10 42081903 t fired, 263642 attempts, .
52 EF STEQ 646/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for ASLink-PT-09b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 1 0 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 651/3574 0/5 ASLink-PT-09b-CTLFireability-10 42405878 t fired, 265785 attempts, .
52 EF STEQ 651/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-09b-CTLFireability-00
lola: time limit : 974 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ASLink-PT-09b-CTLFireability-00
lola: result : true
lola: markings : 16159
lola: fired transitions : 18659
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 35 ASLink-PT-09b-CTLFireability-11
lola: time limit : 1461 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 656/3574 0/5 ASLink-PT-09b-CTLFireability-10 42733005 t fired, 267830 attempts, .
52 EF STEQ 656/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 4/1461 3/32 ASLink-PT-09b-CTLFireability-11 186334 m, 37266 m/sec, 259741 t fired, .

Time elapsed: 682 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 661/3574 0/5 ASLink-PT-09b-CTLFireability-10 43061306 t fired, 269930 attempts, .
52 EF STEQ 661/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 9/1461 6/32 ASLink-PT-09b-CTLFireability-11 386169 m, 39967 m/sec, 543384 t fired, .

Time elapsed: 687 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 666/3574 0/5 ASLink-PT-09b-CTLFireability-10 43390024 t fired, 272055 attempts, .
52 EF STEQ 666/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 14/1461 9/32 ASLink-PT-09b-CTLFireability-11 588883 m, 40542 m/sec, 830583 t fired, .

Time elapsed: 692 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 671/3574 0/5 ASLink-PT-09b-CTLFireability-10 43717170 t fired, 274195 attempts, .
52 EF STEQ 671/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 19/1461 12/32 ASLink-PT-09b-CTLFireability-11 790857 m, 40394 m/sec, 1116794 t fired, .

Time elapsed: 697 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 676/3574 0/5 ASLink-PT-09b-CTLFireability-10 44048822 t fired, 276343 attempts, .
52 EF STEQ 676/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 24/1461 15/32 ASLink-PT-09b-CTLFireability-11 993715 m, 40571 m/sec, 1403859 t fired, .

Time elapsed: 702 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 681/3574 0/5 ASLink-PT-09b-CTLFireability-10 44380280 t fired, 278445 attempts, .
52 EF STEQ 681/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 29/1461 17/32 ASLink-PT-09b-CTLFireability-11 1196472 m, 40551 m/sec, 1690767 t fired, .

Time elapsed: 707 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 686/3574 0/5 ASLink-PT-09b-CTLFireability-10 44711113 t fired, 280618 attempts, .
52 EF STEQ 686/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 34/1461 20/32 ASLink-PT-09b-CTLFireability-11 1398274 m, 40360 m/sec, 1969563 t fired, .

Time elapsed: 712 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 691/3574 0/5 ASLink-PT-09b-CTLFireability-10 45036621 t fired, 282664 attempts, .
52 EF STEQ 691/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 39/1461 23/32 ASLink-PT-09b-CTLFireability-11 1628608 m, 46066 m/sec, 2282332 t fired, .

Time elapsed: 717 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 696/3574 0/5 ASLink-PT-09b-CTLFireability-10 45365227 t fired, 284800 attempts, .
52 EF STEQ 696/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 44/1461 26/32 ASLink-PT-09b-CTLFireability-11 1860652 m, 46408 m/sec, 2599212 t fired, .

Time elapsed: 722 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 702/3574 0/5 ASLink-PT-09b-CTLFireability-10 45692528 t fired, 286951 attempts, .
52 EF STEQ 702/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 50/1461 29/32 ASLink-PT-09b-CTLFireability-11 2089950 m, 45859 m/sec, 2913272 t fired, .

Time elapsed: 728 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 1 0 1 0 0 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 707/3574 0/5 ASLink-PT-09b-CTLFireability-10 46020865 t fired, 289063 attempts, .
52 EF STEQ 707/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.
55 LTL EXCL 55/1461 32/32 ASLink-PT-09b-CTLFireability-11 2314614 m, 44932 m/sec, 3221828 t fired, .

Time elapsed: 733 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 55 (type EXCL) for ASLink-PT-09b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-10: DISJ 0 1 2 0 5 0 1 0
ASLink-PT-09b-CTLFireability-11: SP ACTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-09b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 712/3574 0/5 ASLink-PT-09b-CTLFireability-10 46347653 t fired, 291173 attempts, .
52 EF STEQ 712/3574 0/5 ASLink-PT-09b-CTLFireability-10 sara is running.

Time elapsed: 738 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 33 (type EXCL) for 24 ASLink-PT-09b-CTLFireability-10
lola: time limit : 2862 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ASLink-PT-09b-CTLFireability-10
lola: result : true
lola: markings : 124
lola: fired transitions : 248
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 51 (type FNDP) for ASLink-PT-09b-CTLFireability-10 (obsolete)
lola: CANCELED task # 52 (type EQUN) for ASLink-PT-09b-CTLFireability-10 (obsolete)
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-09b-CTLFireability-00: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-01: CTL true CTL model checker
ASLink-PT-09b-CTLFireability-02: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-04: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-06: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-07: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-08: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-09: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-10: DISJ true CTL model checker
ASLink-PT-09b-CTLFireability-11: SP ACTL unknown AGGR
ASLink-PT-09b-CTLFireability-12: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-13: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-14: CTL unknown AGGR
ASLink-PT-09b-CTLFireability-15: CTL true CTL model checker


Time elapsed: 738 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-09b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ASLink-PT-09b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595100146"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-09b.tgz
mv ASLink-PT-09b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;