About the Execution of LoLa+red for ASLink-PT-07a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1988.180 | 276033.00 | 326678.00 | 44.60 | TT?FTFTTTFFFT?TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595000106.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ASLink-PT-07a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595000106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 7.2K Feb 26 13:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 13:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 26 13:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 13:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 13:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 13:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Feb 26 13:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 13:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 677K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-07a-CTLFireability-00
FORMULA_NAME ASLink-PT-07a-CTLFireability-01
FORMULA_NAME ASLink-PT-07a-CTLFireability-02
FORMULA_NAME ASLink-PT-07a-CTLFireability-03
FORMULA_NAME ASLink-PT-07a-CTLFireability-04
FORMULA_NAME ASLink-PT-07a-CTLFireability-05
FORMULA_NAME ASLink-PT-07a-CTLFireability-06
FORMULA_NAME ASLink-PT-07a-CTLFireability-07
FORMULA_NAME ASLink-PT-07a-CTLFireability-08
FORMULA_NAME ASLink-PT-07a-CTLFireability-09
FORMULA_NAME ASLink-PT-07a-CTLFireability-10
FORMULA_NAME ASLink-PT-07a-CTLFireability-11
FORMULA_NAME ASLink-PT-07a-CTLFireability-12
FORMULA_NAME ASLink-PT-07a-CTLFireability-13
FORMULA_NAME ASLink-PT-07a-CTLFireability-14
FORMULA_NAME ASLink-PT-07a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678339226233
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ASLink-PT-07a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 05:20:28] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 05:20:28] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 05:20:28] [INFO ] Load time of PNML (sax parser for PT used): 140 ms
[2023-03-09 05:20:28] [INFO ] Transformed 1601 places.
[2023-03-09 05:20:28] [INFO ] Transformed 2373 transitions.
[2023-03-09 05:20:28] [INFO ] Found NUPN structural information;
[2023-03-09 05:20:28] [INFO ] Parsed PT model containing 1601 places and 2373 transitions and 8915 arcs in 270 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Ensure Unique test removed 25 transitions
Reduce redundant transitions removed 25 transitions.
Support contains 214 out of 1601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1601/1601 places, 2348/2348 transitions.
Ensure Unique test removed 25 places
Discarding 13 places :
Implicit places reduction removed 13 places
Iterating post reduction 0 with 38 rules applied. Total rules applied 38 place count 1563 transition count 2348
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 47 place count 1554 transition count 2314
Ensure Unique test removed 1 places
Iterating global reduction 1 with 10 rules applied. Total rules applied 57 place count 1553 transition count 2314
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 59 place count 1553 transition count 2312
Applied a total of 59 rules in 293 ms. Remains 1553 /1601 variables (removed 48) and now considering 2312/2348 (removed 36) transitions.
// Phase 1: matrix 2312 rows 1553 cols
[2023-03-09 05:20:29] [INFO ] Computed 269 place invariants in 132 ms
[2023-03-09 05:20:31] [INFO ] Implicit Places using invariants in 2041 ms returned [1, 19, 20, 23, 33, 51, 69, 198, 214, 219, 220, 221, 239, 387, 403, 408, 409, 429, 447, 576, 592, 597, 598, 599, 617, 635, 764, 780, 785, 786, 787, 805, 823, 953, 969, 975, 976, 994, 1158, 1163, 1164, 1184, 1202, 1336, 1348, 1354, 1355, 1392, 1395, 1413, 1416, 1417, 1434, 1442, 1450, 1456, 1462, 1468, 1474, 1482, 1488, 1494, 1502]
Discarding 63 places :
Implicit Place search using SMT only with invariants took 2112 ms to find 63 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1490/1601 places, 2312/2348 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 1477 transition count 2299
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 1477 transition count 2299
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 36 place count 1467 transition count 2289
Iterating global reduction 0 with 10 rules applied. Total rules applied 46 place count 1467 transition count 2289
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 49 place count 1464 transition count 2286
Iterating global reduction 0 with 3 rules applied. Total rules applied 52 place count 1464 transition count 2286
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 54 place count 1462 transition count 2284
Iterating global reduction 0 with 2 rules applied. Total rules applied 56 place count 1462 transition count 2284
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 1461 transition count 2283
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 1461 transition count 2283
Applied a total of 58 rules in 273 ms. Remains 1461 /1490 variables (removed 29) and now considering 2283/2312 (removed 29) transitions.
// Phase 1: matrix 2283 rows 1461 cols
[2023-03-09 05:20:31] [INFO ] Computed 206 place invariants in 81 ms
[2023-03-09 05:20:32] [INFO ] Implicit Places using invariants in 704 ms returned []
[2023-03-09 05:20:32] [INFO ] Invariant cache hit.
[2023-03-09 05:20:37] [INFO ] Implicit Places using invariants and state equation in 4784 ms returned []
Implicit Place search using SMT with State Equation took 5492 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 1461/1601 places, 2283/2348 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 8172 ms. Remains : 1461/1601 places, 2283/2348 transitions.
Support contains 214 out of 1461 places after structural reductions.
[2023-03-09 05:20:37] [INFO ] Flatten gal took : 188 ms
[2023-03-09 05:20:37] [INFO ] Flatten gal took : 159 ms
[2023-03-09 05:20:38] [INFO ] Input system was already deterministic with 2283 transitions.
Support contains 206 out of 1461 places (down from 214) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 53 resets, run finished after 617 ms. (steps per millisecond=16 ) properties (out of 89) seen :36
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 53) seen :0
Running SMT prover for 53 properties.
[2023-03-09 05:20:39] [INFO ] Invariant cache hit.
[2023-03-09 05:20:41] [INFO ] After 2543ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:53
[2023-03-09 05:20:44] [INFO ] [Nat]Absence check using 39 positive place invariants in 131 ms returned sat
[2023-03-09 05:20:44] [INFO ] [Nat]Absence check using 39 positive and 167 generalized place invariants in 148 ms returned sat
[2023-03-09 05:21:06] [INFO ] After 20003ms SMT Verify possible using state equation in natural domain returned unsat :20 sat :31
[2023-03-09 05:21:06] [INFO ] After 20011ms SMT Verify possible using trap constraints in natural domain returned unsat :20 sat :31
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-09 05:21:06] [INFO ] After 25039ms SMT Verify possible using all constraints in natural domain returned unsat :20 sat :31
Fused 53 Parikh solutions to 9 different solutions.
Parikh walk visited 0 properties in 537 ms.
Support contains 88 out of 1461 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 1 places
Discarding 1 places :
Implicit places reduction removed 1 places
Drop transitions removed 234 transitions
Trivial Post-agglo rules discarded 234 transitions
Performed 234 trivial Post agglomeration. Transition count delta: 234
Iterating post reduction 0 with 236 rules applied. Total rules applied 236 place count 1459 transition count 2049
Reduce places removed 234 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 246 rules applied. Total rules applied 482 place count 1225 transition count 2037
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 494 place count 1213 transition count 2037
Performed 177 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 177 Pre rules applied. Total rules applied 494 place count 1213 transition count 1860
Deduced a syphon composed of 177 places in 3 ms
Ensure Unique test removed 59 places
Reduce places removed 236 places and 0 transitions.
Iterating global reduction 3 with 413 rules applied. Total rules applied 907 place count 977 transition count 1860
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 3 with 4 rules applied. Total rules applied 911 place count 973 transition count 1860
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 21 Pre rules applied. Total rules applied 911 place count 973 transition count 1839
Deduced a syphon composed of 21 places in 4 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 4 with 42 rules applied. Total rules applied 953 place count 952 transition count 1839
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 957 place count 948 transition count 1827
Iterating global reduction 4 with 4 rules applied. Total rules applied 961 place count 948 transition count 1827
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 4 with 4 rules applied. Total rules applied 965 place count 948 transition count 1823
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 969 place count 944 transition count 1823
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 969 place count 944 transition count 1822
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 971 place count 943 transition count 1822
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 972 place count 942 transition count 1821
Iterating global reduction 6 with 1 rules applied. Total rules applied 973 place count 942 transition count 1821
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 974 place count 941 transition count 1820
Iterating global reduction 6 with 1 rules applied. Total rules applied 975 place count 941 transition count 1820
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 976 place count 940 transition count 1819
Iterating global reduction 6 with 1 rules applied. Total rules applied 977 place count 940 transition count 1819
Performed 66 Post agglomeration using F-continuation condition.Transition count delta: 66
Deduced a syphon composed of 66 places in 3 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 6 with 132 rules applied. Total rules applied 1109 place count 874 transition count 1753
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 1110 place count 873 transition count 1752
Iterating global reduction 6 with 1 rules applied. Total rules applied 1111 place count 873 transition count 1752
Free-agglomeration rule applied 4 times.
Iterating global reduction 6 with 4 rules applied. Total rules applied 1115 place count 873 transition count 1748
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 1119 place count 869 transition count 1748
Free-agglomeration rule (complex) applied 35 times.
Iterating global reduction 7 with 35 rules applied. Total rules applied 1154 place count 869 transition count 1713
Ensure Unique test removed 1 places
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 7 with 36 rules applied. Total rules applied 1190 place count 833 transition count 1713
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 8 with 1 rules applied. Total rules applied 1191 place count 833 transition count 1712
Partial Free-agglomeration rule applied 22 times.
Drop transitions removed 22 transitions
Iterating global reduction 8 with 22 rules applied. Total rules applied 1213 place count 833 transition count 1712
Applied a total of 1213 rules in 642 ms. Remains 833 /1461 variables (removed 628) and now considering 1712/2283 (removed 571) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 643 ms. Remains : 833/1461 places, 1712/2283 transitions.
Incomplete random walk after 10000 steps, including 117 resets, run finished after 329 ms. (steps per millisecond=30 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Interrupted probabilistic random walk after 241622 steps, run timeout after 3001 ms. (steps per millisecond=80 ) properties seen :{}
Probabilistic random walk after 241622 steps, saw 46175 distinct states, run finished after 3002 ms. (steps per millisecond=80 ) properties seen :0
Running SMT prover for 33 properties.
// Phase 1: matrix 1712 rows 833 cols
[2023-03-09 05:21:11] [INFO ] Computed 140 place invariants in 23 ms
[2023-03-09 05:21:12] [INFO ] After 698ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:33
[2023-03-09 05:21:12] [INFO ] [Nat]Absence check using 30 positive place invariants in 19 ms returned sat
[2023-03-09 05:21:13] [INFO ] [Nat]Absence check using 30 positive and 110 generalized place invariants in 119 ms returned sat
[2023-03-09 05:21:19] [INFO ] After 5815ms SMT Verify possible using state equation in natural domain returned unsat :16 sat :17
[2023-03-09 05:21:19] [INFO ] State equation strengthened by 35 read => feed constraints.
[2023-03-09 05:21:27] [INFO ] After 7395ms SMT Verify possible using 35 Read/Feed constraints in natural domain returned unsat :16 sat :17
[2023-03-09 05:21:28] [INFO ] Deduced a trap composed of 32 places in 238 ms of which 6 ms to minimize.
[2023-03-09 05:21:28] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 312 ms
[2023-03-09 05:21:30] [INFO ] Deduced a trap composed of 41 places in 473 ms of which 1 ms to minimize.
[2023-03-09 05:21:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 642 ms
[2023-03-09 05:21:35] [INFO ] After 15992ms SMT Verify possible using trap constraints in natural domain returned unsat :17 sat :16
Attempting to minimize the solution found.
Minimization took 1394 ms.
[2023-03-09 05:21:37] [INFO ] After 25014ms SMT Verify possible using all constraints in natural domain returned unsat :17 sat :15
Fused 33 Parikh solutions to 16 different solutions.
Parikh walk visited 0 properties in 1383 ms.
Support contains 39 out of 833 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 833/833 places, 1712/1712 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 833 transition count 1711
Reduce places removed 1 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 5 rules applied. Total rules applied 6 place count 832 transition count 1707
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 10 place count 828 transition count 1707
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 10 place count 828 transition count 1706
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 12 place count 827 transition count 1706
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 14 place count 825 transition count 1692
Iterating global reduction 3 with 2 rules applied. Total rules applied 16 place count 825 transition count 1692
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 17 place count 824 transition count 1692
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 18 place count 823 transition count 1684
Iterating global reduction 4 with 1 rules applied. Total rules applied 19 place count 823 transition count 1684
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 20 place count 822 transition count 1676
Iterating global reduction 4 with 1 rules applied. Total rules applied 21 place count 822 transition count 1676
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 22 place count 821 transition count 1668
Iterating global reduction 4 with 1 rules applied. Total rules applied 23 place count 821 transition count 1668
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 24 place count 820 transition count 1660
Iterating global reduction 4 with 1 rules applied. Total rules applied 25 place count 820 transition count 1660
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 26 place count 819 transition count 1652
Iterating global reduction 4 with 1 rules applied. Total rules applied 27 place count 819 transition count 1652
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 28 place count 818 transition count 1644
Iterating global reduction 4 with 1 rules applied. Total rules applied 29 place count 818 transition count 1644
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 41 place count 812 transition count 1638
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 42 place count 811 transition count 1637
Iterating global reduction 4 with 1 rules applied. Total rules applied 43 place count 811 transition count 1637
Free-agglomeration rule applied 1 times.
Iterating global reduction 4 with 1 rules applied. Total rules applied 44 place count 811 transition count 1636
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 45 place count 810 transition count 1636
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 46 place count 810 transition count 1635
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 47 place count 809 transition count 1635
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 49 place count 809 transition count 1635
Applied a total of 49 rules in 331 ms. Remains 809 /833 variables (removed 24) and now considering 1635/1712 (removed 77) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 331 ms. Remains : 809/833 places, 1635/1712 transitions.
Incomplete random walk after 10000 steps, including 131 resets, run finished after 288 ms. (steps per millisecond=34 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 207224 steps, run timeout after 3021 ms. (steps per millisecond=68 ) properties seen :{}
Probabilistic random walk after 207224 steps, saw 40353 distinct states, run finished after 3021 ms. (steps per millisecond=68 ) properties seen :0
Running SMT prover for 15 properties.
// Phase 1: matrix 1635 rows 809 cols
[2023-03-09 05:21:42] [INFO ] Computed 139 place invariants in 13 ms
[2023-03-09 05:21:42] [INFO ] [Real]Absence check using 33 positive place invariants in 13 ms returned sat
[2023-03-09 05:21:42] [INFO ] [Real]Absence check using 33 positive and 106 generalized place invariants in 70 ms returned sat
[2023-03-09 05:21:42] [INFO ] After 533ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-09 05:21:43] [INFO ] [Nat]Absence check using 33 positive place invariants in 17 ms returned sat
[2023-03-09 05:21:43] [INFO ] [Nat]Absence check using 33 positive and 106 generalized place invariants in 58 ms returned sat
[2023-03-09 05:21:50] [INFO ] After 6427ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-03-09 05:21:50] [INFO ] State equation strengthened by 36 read => feed constraints.
[2023-03-09 05:21:53] [INFO ] After 3583ms SMT Verify possible using 36 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-03-09 05:21:54] [INFO ] Deduced a trap composed of 33 places in 399 ms of which 1 ms to minimize.
[2023-03-09 05:21:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1083 ms
[2023-03-09 05:21:58] [INFO ] After 8415ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 1474 ms.
[2023-03-09 05:21:59] [INFO ] After 17096ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 423 ms.
Support contains 34 out of 809 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 809/809 places, 1635/1635 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 807 transition count 1633
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 5 place count 807 transition count 1632
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 6 place count 806 transition count 1632
Applied a total of 6 rules in 75 ms. Remains 806 /809 variables (removed 3) and now considering 1632/1635 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 75 ms. Remains : 806/809 places, 1632/1635 transitions.
Incomplete random walk after 10000 steps, including 121 resets, run finished after 234 ms. (steps per millisecond=42 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 21 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 14) seen :0
Interrupted probabilistic random walk after 271724 steps, run timeout after 3001 ms. (steps per millisecond=90 ) properties seen :{}
Probabilistic random walk after 271724 steps, saw 50963 distinct states, run finished after 3001 ms. (steps per millisecond=90 ) properties seen :0
Running SMT prover for 14 properties.
// Phase 1: matrix 1632 rows 806 cols
[2023-03-09 05:22:04] [INFO ] Computed 139 place invariants in 35 ms
[2023-03-09 05:22:05] [INFO ] [Real]Absence check using 30 positive place invariants in 49 ms returned sat
[2023-03-09 05:22:05] [INFO ] [Real]Absence check using 30 positive and 109 generalized place invariants in 61 ms returned sat
[2023-03-09 05:22:05] [INFO ] After 721ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-09 05:22:05] [INFO ] [Nat]Absence check using 30 positive place invariants in 17 ms returned sat
[2023-03-09 05:22:05] [INFO ] [Nat]Absence check using 30 positive and 109 generalized place invariants in 63 ms returned sat
[2023-03-09 05:22:11] [INFO ] After 5277ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :14
[2023-03-09 05:22:11] [INFO ] State equation strengthened by 36 read => feed constraints.
[2023-03-09 05:22:15] [INFO ] After 4035ms SMT Verify possible using 36 Read/Feed constraints in natural domain returned unsat :0 sat :14
[2023-03-09 05:22:17] [INFO ] After 5943ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :14
Attempting to minimize the solution found.
Minimization took 2321 ms.
[2023-03-09 05:22:19] [INFO ] After 14548ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :14
Parikh walk visited 0 properties in 305 ms.
Support contains 32 out of 806 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 806/806 places, 1632/1632 transitions.
Applied a total of 0 rules in 27 ms. Remains 806 /806 variables (removed 0) and now considering 1632/1632 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 27 ms. Remains : 806/806 places, 1632/1632 transitions.
Successfully simplified 37 atomic propositions for a total of 16 simplifications.
FORMULA ASLink-PT-07a-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-07a-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-07a-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 05:22:20] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-09 05:22:20] [INFO ] Flatten gal took : 98 ms
[2023-03-09 05:22:20] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA ASLink-PT-07a-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-07a-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-07a-CTLFireability-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 05:22:20] [INFO ] Flatten gal took : 89 ms
[2023-03-09 05:22:20] [INFO ] Input system was already deterministic with 2283 transitions.
Support contains 71 out of 1461 places (down from 88) after GAL structural reductions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Drop transitions removed 257 transitions
Trivial Post-agglo rules discarded 257 transitions
Performed 257 trivial Post agglomeration. Transition count delta: 257
Iterating post reduction 0 with 258 rules applied. Total rules applied 258 place count 1457 transition count 2026
Reduce places removed 257 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 258 rules applied. Total rules applied 516 place count 1200 transition count 2025
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 517 place count 1199 transition count 2025
Performed 179 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 179 Pre rules applied. Total rules applied 517 place count 1199 transition count 1846
Deduced a syphon composed of 179 places in 3 ms
Ensure Unique test removed 58 places
Reduce places removed 237 places and 0 transitions.
Iterating global reduction 3 with 416 rules applied. Total rules applied 933 place count 962 transition count 1846
Discarding 5 places :
Implicit places reduction removed 5 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 6 rules applied. Total rules applied 939 place count 957 transition count 1845
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 940 place count 956 transition count 1845
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 20 Pre rules applied. Total rules applied 940 place count 956 transition count 1825
Deduced a syphon composed of 20 places in 2 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 980 place count 936 transition count 1825
Discarding 7 places :
Symmetric choice reduction at 5 with 7 rule applications. Total rules 987 place count 929 transition count 1800
Iterating global reduction 5 with 7 rules applied. Total rules applied 994 place count 929 transition count 1800
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 5 with 7 rules applied. Total rules applied 1001 place count 927 transition count 1795
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 1006 place count 922 transition count 1795
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 1006 place count 922 transition count 1794
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1008 place count 921 transition count 1794
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1010 place count 919 transition count 1785
Iterating global reduction 7 with 2 rules applied. Total rules applied 1012 place count 919 transition count 1785
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1014 place count 917 transition count 1776
Iterating global reduction 7 with 2 rules applied. Total rules applied 1016 place count 917 transition count 1776
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1018 place count 915 transition count 1767
Iterating global reduction 7 with 2 rules applied. Total rules applied 1020 place count 915 transition count 1767
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1021 place count 914 transition count 1759
Iterating global reduction 7 with 1 rules applied. Total rules applied 1022 place count 914 transition count 1759
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1023 place count 913 transition count 1751
Iterating global reduction 7 with 1 rules applied. Total rules applied 1024 place count 913 transition count 1751
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1025 place count 912 transition count 1743
Iterating global reduction 7 with 1 rules applied. Total rules applied 1026 place count 912 transition count 1743
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1027 place count 911 transition count 1735
Iterating global reduction 7 with 1 rules applied. Total rules applied 1028 place count 911 transition count 1735
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1029 place count 910 transition count 1727
Iterating global reduction 7 with 1 rules applied. Total rules applied 1030 place count 910 transition count 1727
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1031 place count 909 transition count 1719
Iterating global reduction 7 with 1 rules applied. Total rules applied 1032 place count 909 transition count 1719
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1033 place count 908 transition count 1711
Iterating global reduction 7 with 1 rules applied. Total rules applied 1034 place count 908 transition count 1711
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1035 place count 907 transition count 1703
Iterating global reduction 7 with 1 rules applied. Total rules applied 1036 place count 907 transition count 1703
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1037 place count 906 transition count 1695
Iterating global reduction 7 with 1 rules applied. Total rules applied 1038 place count 906 transition count 1695
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1039 place count 905 transition count 1687
Iterating global reduction 7 with 1 rules applied. Total rules applied 1040 place count 905 transition count 1687
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1041 place count 904 transition count 1679
Iterating global reduction 7 with 1 rules applied. Total rules applied 1042 place count 904 transition count 1679
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1043 place count 903 transition count 1671
Iterating global reduction 7 with 1 rules applied. Total rules applied 1044 place count 903 transition count 1671
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1045 place count 902 transition count 1663
Iterating global reduction 7 with 1 rules applied. Total rules applied 1046 place count 902 transition count 1663
Performed 41 Post agglomeration using F-continuation condition.Transition count delta: 41
Deduced a syphon composed of 41 places in 2 ms
Reduce places removed 41 places and 0 transitions.
Iterating global reduction 7 with 82 rules applied. Total rules applied 1128 place count 861 transition count 1622
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1130 place count 859 transition count 1620
Iterating global reduction 7 with 2 rules applied. Total rules applied 1132 place count 859 transition count 1620
Applied a total of 1132 rules in 537 ms. Remains 859 /1461 variables (removed 602) and now considering 1620/2283 (removed 663) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 538 ms. Remains : 859/1461 places, 1620/2283 transitions.
[2023-03-09 05:22:21] [INFO ] Flatten gal took : 57 ms
[2023-03-09 05:22:21] [INFO ] Flatten gal took : 57 ms
[2023-03-09 05:22:21] [INFO ] Input system was already deterministic with 1620 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 1457 transition count 2283
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 8 place count 1453 transition count 2261
Iterating global reduction 1 with 4 rules applied. Total rules applied 12 place count 1453 transition count 2261
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 14 place count 1451 transition count 2252
Iterating global reduction 1 with 2 rules applied. Total rules applied 16 place count 1451 transition count 2252
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 18 place count 1449 transition count 2243
Iterating global reduction 1 with 2 rules applied. Total rules applied 20 place count 1449 transition count 2243
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 22 place count 1447 transition count 2234
Iterating global reduction 1 with 2 rules applied. Total rules applied 24 place count 1447 transition count 2234
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 26 place count 1445 transition count 2225
Iterating global reduction 1 with 2 rules applied. Total rules applied 28 place count 1445 transition count 2225
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 29 place count 1444 transition count 2217
Iterating global reduction 1 with 1 rules applied. Total rules applied 30 place count 1444 transition count 2217
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 31 place count 1443 transition count 2209
Iterating global reduction 1 with 1 rules applied. Total rules applied 32 place count 1443 transition count 2209
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 33 place count 1442 transition count 2201
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 1442 transition count 2201
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 35 place count 1441 transition count 2193
Iterating global reduction 1 with 1 rules applied. Total rules applied 36 place count 1441 transition count 2193
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 37 place count 1440 transition count 2185
Iterating global reduction 1 with 1 rules applied. Total rules applied 38 place count 1440 transition count 2185
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 39 place count 1439 transition count 2177
Iterating global reduction 1 with 1 rules applied. Total rules applied 40 place count 1439 transition count 2177
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 41 place count 1438 transition count 2169
Iterating global reduction 1 with 1 rules applied. Total rules applied 42 place count 1438 transition count 2169
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 43 place count 1437 transition count 2161
Iterating global reduction 1 with 1 rules applied. Total rules applied 44 place count 1437 transition count 2161
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 45 place count 1436 transition count 2153
Iterating global reduction 1 with 1 rules applied. Total rules applied 46 place count 1436 transition count 2153
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 47 place count 1435 transition count 2145
Iterating global reduction 1 with 1 rules applied. Total rules applied 48 place count 1435 transition count 2145
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 49 place count 1434 transition count 2137
Iterating global reduction 1 with 1 rules applied. Total rules applied 50 place count 1434 transition count 2137
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 51 place count 1433 transition count 2129
Iterating global reduction 1 with 1 rules applied. Total rules applied 52 place count 1433 transition count 2129
Applied a total of 52 rules in 711 ms. Remains 1433 /1461 variables (removed 28) and now considering 2129/2283 (removed 154) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 712 ms. Remains : 1433/1461 places, 2129/2283 transitions.
[2023-03-09 05:22:22] [INFO ] Flatten gal took : 70 ms
[2023-03-09 05:22:22] [INFO ] Flatten gal took : 62 ms
[2023-03-09 05:22:22] [INFO ] Input system was already deterministic with 2129 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Drop transitions removed 252 transitions
Trivial Post-agglo rules discarded 252 transitions
Performed 252 trivial Post agglomeration. Transition count delta: 252
Iterating post reduction 0 with 253 rules applied. Total rules applied 253 place count 1457 transition count 2031
Reduce places removed 252 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 253 rules applied. Total rules applied 506 place count 1205 transition count 2030
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 507 place count 1204 transition count 2030
Performed 179 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 179 Pre rules applied. Total rules applied 507 place count 1204 transition count 1851
Deduced a syphon composed of 179 places in 2 ms
Ensure Unique test removed 60 places
Reduce places removed 239 places and 0 transitions.
Iterating global reduction 3 with 418 rules applied. Total rules applied 925 place count 965 transition count 1851
Discarding 5 places :
Implicit places reduction removed 5 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 6 rules applied. Total rules applied 931 place count 960 transition count 1850
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 932 place count 959 transition count 1850
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 20 Pre rules applied. Total rules applied 932 place count 959 transition count 1830
Deduced a syphon composed of 20 places in 2 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 972 place count 939 transition count 1830
Discarding 7 places :
Symmetric choice reduction at 5 with 7 rule applications. Total rules 979 place count 932 transition count 1805
Iterating global reduction 5 with 7 rules applied. Total rules applied 986 place count 932 transition count 1805
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 5 with 7 rules applied. Total rules applied 993 place count 930 transition count 1800
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 998 place count 925 transition count 1800
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 998 place count 925 transition count 1799
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1000 place count 924 transition count 1799
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1002 place count 922 transition count 1790
Iterating global reduction 7 with 2 rules applied. Total rules applied 1004 place count 922 transition count 1790
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1006 place count 920 transition count 1781
Iterating global reduction 7 with 2 rules applied. Total rules applied 1008 place count 920 transition count 1781
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1010 place count 918 transition count 1772
Iterating global reduction 7 with 2 rules applied. Total rules applied 1012 place count 918 transition count 1772
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1013 place count 917 transition count 1764
Iterating global reduction 7 with 1 rules applied. Total rules applied 1014 place count 917 transition count 1764
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1015 place count 916 transition count 1756
Iterating global reduction 7 with 1 rules applied. Total rules applied 1016 place count 916 transition count 1756
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1017 place count 915 transition count 1748
Iterating global reduction 7 with 1 rules applied. Total rules applied 1018 place count 915 transition count 1748
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1019 place count 914 transition count 1740
Iterating global reduction 7 with 1 rules applied. Total rules applied 1020 place count 914 transition count 1740
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1021 place count 913 transition count 1732
Iterating global reduction 7 with 1 rules applied. Total rules applied 1022 place count 913 transition count 1732
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1023 place count 912 transition count 1724
Iterating global reduction 7 with 1 rules applied. Total rules applied 1024 place count 912 transition count 1724
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1025 place count 911 transition count 1716
Iterating global reduction 7 with 1 rules applied. Total rules applied 1026 place count 911 transition count 1716
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1027 place count 910 transition count 1708
Iterating global reduction 7 with 1 rules applied. Total rules applied 1028 place count 910 transition count 1708
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1029 place count 909 transition count 1700
Iterating global reduction 7 with 1 rules applied. Total rules applied 1030 place count 909 transition count 1700
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1031 place count 908 transition count 1692
Iterating global reduction 7 with 1 rules applied. Total rules applied 1032 place count 908 transition count 1692
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1033 place count 907 transition count 1684
Iterating global reduction 7 with 1 rules applied. Total rules applied 1034 place count 907 transition count 1684
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1035 place count 906 transition count 1676
Iterating global reduction 7 with 1 rules applied. Total rules applied 1036 place count 906 transition count 1676
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1037 place count 905 transition count 1668
Iterating global reduction 7 with 1 rules applied. Total rules applied 1038 place count 905 transition count 1668
Performed 46 Post agglomeration using F-continuation condition.Transition count delta: 46
Deduced a syphon composed of 46 places in 2 ms
Reduce places removed 46 places and 0 transitions.
Iterating global reduction 7 with 92 rules applied. Total rules applied 1130 place count 859 transition count 1622
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 1132 place count 857 transition count 1620
Iterating global reduction 7 with 2 rules applied. Total rules applied 1134 place count 857 transition count 1620
Applied a total of 1134 rules in 480 ms. Remains 857 /1461 variables (removed 604) and now considering 1620/2283 (removed 663) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 480 ms. Remains : 857/1461 places, 1620/2283 transitions.
[2023-03-09 05:22:23] [INFO ] Flatten gal took : 51 ms
[2023-03-09 05:22:23] [INFO ] Flatten gal took : 58 ms
[2023-03-09 05:22:23] [INFO ] Input system was already deterministic with 1620 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 1457 transition count 2283
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 9 place count 1452 transition count 2260
Iterating global reduction 1 with 5 rules applied. Total rules applied 14 place count 1452 transition count 2260
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 16 place count 1450 transition count 2251
Iterating global reduction 1 with 2 rules applied. Total rules applied 18 place count 1450 transition count 2251
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 20 place count 1448 transition count 2242
Iterating global reduction 1 with 2 rules applied. Total rules applied 22 place count 1448 transition count 2242
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 24 place count 1446 transition count 2233
Iterating global reduction 1 with 2 rules applied. Total rules applied 26 place count 1446 transition count 2233
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 28 place count 1444 transition count 2224
Iterating global reduction 1 with 2 rules applied. Total rules applied 30 place count 1444 transition count 2224
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 31 place count 1443 transition count 2216
Iterating global reduction 1 with 1 rules applied. Total rules applied 32 place count 1443 transition count 2216
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 33 place count 1442 transition count 2208
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 1442 transition count 2208
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 35 place count 1441 transition count 2200
Iterating global reduction 1 with 1 rules applied. Total rules applied 36 place count 1441 transition count 2200
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 37 place count 1440 transition count 2192
Iterating global reduction 1 with 1 rules applied. Total rules applied 38 place count 1440 transition count 2192
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 39 place count 1439 transition count 2184
Iterating global reduction 1 with 1 rules applied. Total rules applied 40 place count 1439 transition count 2184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 41 place count 1438 transition count 2176
Iterating global reduction 1 with 1 rules applied. Total rules applied 42 place count 1438 transition count 2176
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 43 place count 1437 transition count 2168
Iterating global reduction 1 with 1 rules applied. Total rules applied 44 place count 1437 transition count 2168
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 45 place count 1436 transition count 2160
Iterating global reduction 1 with 1 rules applied. Total rules applied 46 place count 1436 transition count 2160
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 47 place count 1435 transition count 2152
Iterating global reduction 1 with 1 rules applied. Total rules applied 48 place count 1435 transition count 2152
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 49 place count 1434 transition count 2144
Iterating global reduction 1 with 1 rules applied. Total rules applied 50 place count 1434 transition count 2144
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 51 place count 1433 transition count 2136
Iterating global reduction 1 with 1 rules applied. Total rules applied 52 place count 1433 transition count 2136
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 53 place count 1432 transition count 2128
Iterating global reduction 1 with 1 rules applied. Total rules applied 54 place count 1432 transition count 2128
Applied a total of 54 rules in 764 ms. Remains 1432 /1461 variables (removed 29) and now considering 2128/2283 (removed 155) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 765 ms. Remains : 1432/1461 places, 2128/2283 transitions.
[2023-03-09 05:22:24] [INFO ] Flatten gal took : 74 ms
[2023-03-09 05:22:24] [INFO ] Flatten gal took : 63 ms
[2023-03-09 05:22:24] [INFO ] Input system was already deterministic with 2128 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 1457 transition count 2283
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 8 place count 1453 transition count 2261
Iterating global reduction 1 with 4 rules applied. Total rules applied 12 place count 1453 transition count 2261
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 13 place count 1452 transition count 2253
Iterating global reduction 1 with 1 rules applied. Total rules applied 14 place count 1452 transition count 2253
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 15 place count 1451 transition count 2245
Iterating global reduction 1 with 1 rules applied. Total rules applied 16 place count 1451 transition count 2245
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 17 place count 1450 transition count 2237
Iterating global reduction 1 with 1 rules applied. Total rules applied 18 place count 1450 transition count 2237
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 19 place count 1449 transition count 2229
Iterating global reduction 1 with 1 rules applied. Total rules applied 20 place count 1449 transition count 2229
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 21 place count 1448 transition count 2221
Iterating global reduction 1 with 1 rules applied. Total rules applied 22 place count 1448 transition count 2221
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 23 place count 1447 transition count 2213
Iterating global reduction 1 with 1 rules applied. Total rules applied 24 place count 1447 transition count 2213
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 25 place count 1446 transition count 2205
Iterating global reduction 1 with 1 rules applied. Total rules applied 26 place count 1446 transition count 2205
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 27 place count 1445 transition count 2197
Iterating global reduction 1 with 1 rules applied. Total rules applied 28 place count 1445 transition count 2197
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 29 place count 1444 transition count 2189
Iterating global reduction 1 with 1 rules applied. Total rules applied 30 place count 1444 transition count 2189
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 31 place count 1443 transition count 2181
Iterating global reduction 1 with 1 rules applied. Total rules applied 32 place count 1443 transition count 2181
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 33 place count 1442 transition count 2173
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 1442 transition count 2173
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 35 place count 1441 transition count 2165
Iterating global reduction 1 with 1 rules applied. Total rules applied 36 place count 1441 transition count 2165
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 37 place count 1440 transition count 2157
Iterating global reduction 1 with 1 rules applied. Total rules applied 38 place count 1440 transition count 2157
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 39 place count 1439 transition count 2149
Iterating global reduction 1 with 1 rules applied. Total rules applied 40 place count 1439 transition count 2149
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 41 place count 1438 transition count 2141
Iterating global reduction 1 with 1 rules applied. Total rules applied 42 place count 1438 transition count 2141
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 43 place count 1437 transition count 2133
Iterating global reduction 1 with 1 rules applied. Total rules applied 44 place count 1437 transition count 2133
Applied a total of 44 rules in 802 ms. Remains 1437 /1461 variables (removed 24) and now considering 2133/2283 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 802 ms. Remains : 1437/1461 places, 2133/2283 transitions.
[2023-03-09 05:22:25] [INFO ] Flatten gal took : 57 ms
[2023-03-09 05:22:25] [INFO ] Flatten gal took : 61 ms
[2023-03-09 05:22:25] [INFO ] Input system was already deterministic with 2133 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 1457 transition count 2283
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 9 place count 1452 transition count 2260
Iterating global reduction 1 with 5 rules applied. Total rules applied 14 place count 1452 transition count 2260
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 16 place count 1450 transition count 2251
Iterating global reduction 1 with 2 rules applied. Total rules applied 18 place count 1450 transition count 2251
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 20 place count 1448 transition count 2242
Iterating global reduction 1 with 2 rules applied. Total rules applied 22 place count 1448 transition count 2242
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 24 place count 1446 transition count 2233
Iterating global reduction 1 with 2 rules applied. Total rules applied 26 place count 1446 transition count 2233
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 28 place count 1444 transition count 2224
Iterating global reduction 1 with 2 rules applied. Total rules applied 30 place count 1444 transition count 2224
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 31 place count 1443 transition count 2216
Iterating global reduction 1 with 1 rules applied. Total rules applied 32 place count 1443 transition count 2216
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 33 place count 1442 transition count 2208
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 1442 transition count 2208
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 35 place count 1441 transition count 2200
Iterating global reduction 1 with 1 rules applied. Total rules applied 36 place count 1441 transition count 2200
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 37 place count 1440 transition count 2192
Iterating global reduction 1 with 1 rules applied. Total rules applied 38 place count 1440 transition count 2192
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 39 place count 1439 transition count 2184
Iterating global reduction 1 with 1 rules applied. Total rules applied 40 place count 1439 transition count 2184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 41 place count 1438 transition count 2176
Iterating global reduction 1 with 1 rules applied. Total rules applied 42 place count 1438 transition count 2176
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 43 place count 1437 transition count 2168
Iterating global reduction 1 with 1 rules applied. Total rules applied 44 place count 1437 transition count 2168
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 45 place count 1436 transition count 2160
Iterating global reduction 1 with 1 rules applied. Total rules applied 46 place count 1436 transition count 2160
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 47 place count 1435 transition count 2152
Iterating global reduction 1 with 1 rules applied. Total rules applied 48 place count 1435 transition count 2152
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 49 place count 1434 transition count 2144
Iterating global reduction 1 with 1 rules applied. Total rules applied 50 place count 1434 transition count 2144
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 51 place count 1433 transition count 2136
Iterating global reduction 1 with 1 rules applied. Total rules applied 52 place count 1433 transition count 2136
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 53 place count 1432 transition count 2128
Iterating global reduction 1 with 1 rules applied. Total rules applied 54 place count 1432 transition count 2128
Applied a total of 54 rules in 559 ms. Remains 1432 /1461 variables (removed 29) and now considering 2128/2283 (removed 155) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 559 ms. Remains : 1432/1461 places, 2128/2283 transitions.
[2023-03-09 05:22:25] [INFO ] Flatten gal took : 52 ms
[2023-03-09 05:22:25] [INFO ] Flatten gal took : 56 ms
[2023-03-09 05:22:26] [INFO ] Input system was already deterministic with 2128 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 2 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 1458 transition count 2283
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 8 place count 1453 transition count 2260
Iterating global reduction 1 with 5 rules applied. Total rules applied 13 place count 1453 transition count 2260
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 15 place count 1451 transition count 2251
Iterating global reduction 1 with 2 rules applied. Total rules applied 17 place count 1451 transition count 2251
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 19 place count 1449 transition count 2242
Iterating global reduction 1 with 2 rules applied. Total rules applied 21 place count 1449 transition count 2242
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 23 place count 1447 transition count 2233
Iterating global reduction 1 with 2 rules applied. Total rules applied 25 place count 1447 transition count 2233
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 27 place count 1445 transition count 2224
Iterating global reduction 1 with 2 rules applied. Total rules applied 29 place count 1445 transition count 2224
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 1444 transition count 2216
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 1444 transition count 2216
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 1443 transition count 2208
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 1443 transition count 2208
Applied a total of 33 rules in 245 ms. Remains 1443 /1461 variables (removed 18) and now considering 2208/2283 (removed 75) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 245 ms. Remains : 1443/1461 places, 2208/2283 transitions.
[2023-03-09 05:22:26] [INFO ] Flatten gal took : 54 ms
[2023-03-09 05:22:26] [INFO ] Flatten gal took : 58 ms
[2023-03-09 05:22:26] [INFO ] Input system was already deterministic with 2208 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 3 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 1457 transition count 2283
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 9 place count 1452 transition count 2260
Iterating global reduction 1 with 5 rules applied. Total rules applied 14 place count 1452 transition count 2260
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 16 place count 1450 transition count 2251
Iterating global reduction 1 with 2 rules applied. Total rules applied 18 place count 1450 transition count 2251
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 20 place count 1448 transition count 2242
Iterating global reduction 1 with 2 rules applied. Total rules applied 22 place count 1448 transition count 2242
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 24 place count 1446 transition count 2233
Iterating global reduction 1 with 2 rules applied. Total rules applied 26 place count 1446 transition count 2233
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 28 place count 1444 transition count 2224
Iterating global reduction 1 with 2 rules applied. Total rules applied 30 place count 1444 transition count 2224
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 31 place count 1443 transition count 2216
Iterating global reduction 1 with 1 rules applied. Total rules applied 32 place count 1443 transition count 2216
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 33 place count 1442 transition count 2208
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 1442 transition count 2208
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 35 place count 1441 transition count 2200
Iterating global reduction 1 with 1 rules applied. Total rules applied 36 place count 1441 transition count 2200
Applied a total of 36 rules in 282 ms. Remains 1441 /1461 variables (removed 20) and now considering 2200/2283 (removed 83) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 282 ms. Remains : 1441/1461 places, 2200/2283 transitions.
[2023-03-09 05:22:26] [INFO ] Flatten gal took : 54 ms
[2023-03-09 05:22:27] [INFO ] Flatten gal took : 58 ms
[2023-03-09 05:22:27] [INFO ] Input system was already deterministic with 2200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 2 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 1458 transition count 2283
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 7 place count 1454 transition count 2266
Iterating global reduction 1 with 4 rules applied. Total rules applied 11 place count 1454 transition count 2266
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 13 place count 1452 transition count 2257
Iterating global reduction 1 with 2 rules applied. Total rules applied 15 place count 1452 transition count 2257
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 1450 transition count 2248
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 1450 transition count 2248
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 21 place count 1448 transition count 2239
Iterating global reduction 1 with 2 rules applied. Total rules applied 23 place count 1448 transition count 2239
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 25 place count 1446 transition count 2230
Iterating global reduction 1 with 2 rules applied. Total rules applied 27 place count 1446 transition count 2230
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 28 place count 1445 transition count 2222
Iterating global reduction 1 with 1 rules applied. Total rules applied 29 place count 1445 transition count 2222
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 1444 transition count 2214
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 1444 transition count 2214
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 1443 transition count 2206
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 1443 transition count 2206
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 34 place count 1442 transition count 2198
Iterating global reduction 1 with 1 rules applied. Total rules applied 35 place count 1442 transition count 2198
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 1441 transition count 2190
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 1441 transition count 2190
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 38 place count 1440 transition count 2182
Iterating global reduction 1 with 1 rules applied. Total rules applied 39 place count 1440 transition count 2182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 40 place count 1439 transition count 2174
Iterating global reduction 1 with 1 rules applied. Total rules applied 41 place count 1439 transition count 2174
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 42 place count 1438 transition count 2166
Iterating global reduction 1 with 1 rules applied. Total rules applied 43 place count 1438 transition count 2166
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 44 place count 1437 transition count 2158
Iterating global reduction 1 with 1 rules applied. Total rules applied 45 place count 1437 transition count 2158
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 46 place count 1436 transition count 2150
Iterating global reduction 1 with 1 rules applied. Total rules applied 47 place count 1436 transition count 2150
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 48 place count 1435 transition count 2142
Iterating global reduction 1 with 1 rules applied. Total rules applied 49 place count 1435 transition count 2142
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 50 place count 1434 transition count 2134
Iterating global reduction 1 with 1 rules applied. Total rules applied 51 place count 1434 transition count 2134
Applied a total of 51 rules in 706 ms. Remains 1434 /1461 variables (removed 27) and now considering 2134/2283 (removed 149) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 715 ms. Remains : 1434/1461 places, 2134/2283 transitions.
[2023-03-09 05:22:28] [INFO ] Flatten gal took : 54 ms
[2023-03-09 05:22:28] [INFO ] Flatten gal took : 57 ms
[2023-03-09 05:22:28] [INFO ] Input system was already deterministic with 2134 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1461/1461 places, 2283/2283 transitions.
Ensure Unique test removed 2 places
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 1458 transition count 2283
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 8 place count 1453 transition count 2260
Iterating global reduction 1 with 5 rules applied. Total rules applied 13 place count 1453 transition count 2260
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 15 place count 1451 transition count 2251
Iterating global reduction 1 with 2 rules applied. Total rules applied 17 place count 1451 transition count 2251
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 19 place count 1449 transition count 2242
Iterating global reduction 1 with 2 rules applied. Total rules applied 21 place count 1449 transition count 2242
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 23 place count 1447 transition count 2233
Iterating global reduction 1 with 2 rules applied. Total rules applied 25 place count 1447 transition count 2233
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 27 place count 1445 transition count 2224
Iterating global reduction 1 with 2 rules applied. Total rules applied 29 place count 1445 transition count 2224
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 1444 transition count 2216
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 1444 transition count 2216
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 1443 transition count 2208
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 1443 transition count 2208
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 34 place count 1442 transition count 2200
Iterating global reduction 1 with 1 rules applied. Total rules applied 35 place count 1442 transition count 2200
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 1441 transition count 2192
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 1441 transition count 2192
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 38 place count 1440 transition count 2184
Iterating global reduction 1 with 1 rules applied. Total rules applied 39 place count 1440 transition count 2184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 40 place count 1439 transition count 2176
Iterating global reduction 1 with 1 rules applied. Total rules applied 41 place count 1439 transition count 2176
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 42 place count 1438 transition count 2168
Iterating global reduction 1 with 1 rules applied. Total rules applied 43 place count 1438 transition count 2168
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 44 place count 1437 transition count 2160
Iterating global reduction 1 with 1 rules applied. Total rules applied 45 place count 1437 transition count 2160
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 46 place count 1436 transition count 2152
Iterating global reduction 1 with 1 rules applied. Total rules applied 47 place count 1436 transition count 2152
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 48 place count 1435 transition count 2144
Iterating global reduction 1 with 1 rules applied. Total rules applied 49 place count 1435 transition count 2144
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 50 place count 1434 transition count 2136
Iterating global reduction 1 with 1 rules applied. Total rules applied 51 place count 1434 transition count 2136
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 52 place count 1433 transition count 2128
Iterating global reduction 1 with 1 rules applied. Total rules applied 53 place count 1433 transition count 2128
Applied a total of 53 rules in 575 ms. Remains 1433 /1461 variables (removed 28) and now considering 2128/2283 (removed 155) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 576 ms. Remains : 1433/1461 places, 2128/2283 transitions.
[2023-03-09 05:22:28] [INFO ] Flatten gal took : 51 ms
[2023-03-09 05:22:28] [INFO ] Flatten gal took : 54 ms
[2023-03-09 05:22:29] [INFO ] Input system was already deterministic with 2128 transitions.
[2023-03-09 05:22:29] [INFO ] Flatten gal took : 65 ms
[2023-03-09 05:22:29] [INFO ] Flatten gal took : 66 ms
[2023-03-09 05:22:29] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-09 05:22:29] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1461 places, 2283 transitions and 8095 arcs took 9 ms.
Total runtime 120704 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ASLink-PT-07a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability
FORMULA ASLink-PT-07a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678339502266
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 21 (type EXCL) for 18 ASLink-PT-07a-CTLFireability-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for ASLink-PT-07a-CTLFireability-10
lola: result : true
lola: markings : 804
lola: fired transitions : 805
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ASLink-PT-07a-CTLFireability-01
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ASLink-PT-07a-CTLFireability-01
lola: result : true
lola: markings : 1126
lola: fired transitions : 1343
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 13 (type EXCL) for 12 ASLink-PT-07a-CTLFireability-05
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 13 (type EXCL) for ASLink-PT-07a-CTLFireability-05
lola: result : false
lola: markings : 1043
lola: fired transitions : 3141
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 ASLink-PT-07a-CTLFireability-15
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 36 (type EXCL) for ASLink-PT-07a-CTLFireability-15
lola: result : true
lola: markings : 61
lola: fired transitions : 60
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 18 ASLink-PT-07a-CTLFireability-10
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ASLink-PT-07a-CTLFireability-10
lola: result : false
lola: markings : 1126
lola: fired transitions : 1343
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 ASLink-PT-07a-CTLFireability-14
lola: time limit : 513 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ASLink-PT-07a-CTLFireability-14
lola: result : true
lola: markings : 2771
lola: fired transitions : 5197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 18 ASLink-PT-07a-CTLFireability-10
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ASLink-PT-07a-CTLFireability-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ASLink-PT-07a-CTLFireability-07
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ASLink-PT-07a-CTLFireability-07
lola: result : true
lola: markings : 1000
lola: fired transitions : 1001
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ASLink-PT-07a-CTLFireability-04
lola: time limit : 899 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ASLink-PT-07a-CTLFireability-04
lola: result : true
lola: markings : 88
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 6 ASLink-PT-07a-CTLFireability-02
lola: time limit : 1198 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 4/1198 3/32 ASLink-PT-07a-CTLFireability-02 415772 m, 83154 m/sec, 654397 t fired, .
Time elapsed: 8 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 9/1198 6/32 ASLink-PT-07a-CTLFireability-02 899499 m, 96745 m/sec, 1619256 t fired, .
Time elapsed: 13 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 14/1198 8/32 ASLink-PT-07a-CTLFireability-02 1345305 m, 89161 m/sec, 2597021 t fired, .
Time elapsed: 18 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 19/1198 10/32 ASLink-PT-07a-CTLFireability-02 1776520 m, 86243 m/sec, 3570196 t fired, .
Time elapsed: 23 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 24/1198 13/32 ASLink-PT-07a-CTLFireability-02 2205042 m, 85704 m/sec, 4516282 t fired, .
Time elapsed: 28 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 29/1198 15/32 ASLink-PT-07a-CTLFireability-02 2608338 m, 80659 m/sec, 5494317 t fired, .
Time elapsed: 33 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 34/1198 17/32 ASLink-PT-07a-CTLFireability-02 3000626 m, 78457 m/sec, 6460652 t fired, .
Time elapsed: 38 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 39/1198 19/32 ASLink-PT-07a-CTLFireability-02 3389467 m, 77768 m/sec, 7434951 t fired, .
Time elapsed: 43 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 44/1198 21/32 ASLink-PT-07a-CTLFireability-02 3751569 m, 72420 m/sec, 8432941 t fired, .
Time elapsed: 48 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 49/1198 23/32 ASLink-PT-07a-CTLFireability-02 4108251 m, 71336 m/sec, 9418462 t fired, .
Time elapsed: 53 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 54/1198 25/32 ASLink-PT-07a-CTLFireability-02 4435398 m, 65429 m/sec, 10421002 t fired, .
Time elapsed: 58 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 59/1198 26/32 ASLink-PT-07a-CTLFireability-02 4774005 m, 67721 m/sec, 11413320 t fired, .
Time elapsed: 63 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 64/1198 28/32 ASLink-PT-07a-CTLFireability-02 5123870 m, 69973 m/sec, 12403877 t fired, .
Time elapsed: 68 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 69/1198 30/32 ASLink-PT-07a-CTLFireability-02 5532068 m, 81639 m/sec, 13369276 t fired, .
Time elapsed: 73 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 74/1198 32/32 ASLink-PT-07a-CTLFireability-02 5892148 m, 72016 m/sec, 14374739 t fired, .
Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 38 (type EXCL) for ASLink-PT-07a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-07a-CTLFireability-00
lola: time limit : 1758 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ASLink-PT-07a-CTLFireability-00
lola: result : true
lola: markings : 43
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 ASLink-PT-07a-CTLFireability-13
lola: time limit : 3517 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/3517 3/32 ASLink-PT-07a-CTLFireability-13 403994 m, 80798 m/sec, 613968 t fired, .
Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/3517 6/32 ASLink-PT-07a-CTLFireability-13 818463 m, 82893 m/sec, 1225890 t fired, .
Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/3517 9/32 ASLink-PT-07a-CTLFireability-13 1154474 m, 67202 m/sec, 1860579 t fired, .
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/3517 11/32 ASLink-PT-07a-CTLFireability-13 1500793 m, 69263 m/sec, 2509308 t fired, .
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/3517 13/32 ASLink-PT-07a-CTLFireability-13 1788127 m, 57466 m/sec, 3166004 t fired, .
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/3517 15/32 ASLink-PT-07a-CTLFireability-13 2088388 m, 60052 m/sec, 3818372 t fired, .
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/3517 18/32 ASLink-PT-07a-CTLFireability-13 2462106 m, 74743 m/sec, 4439227 t fired, .
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 40/3517 20/32 ASLink-PT-07a-CTLFireability-13 2773555 m, 62289 m/sec, 5071616 t fired, .
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 45/3517 23/32 ASLink-PT-07a-CTLFireability-13 3066262 m, 58541 m/sec, 5726049 t fired, .
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 50/3517 25/32 ASLink-PT-07a-CTLFireability-13 3346127 m, 55973 m/sec, 6378003 t fired, .
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 55/3517 27/32 ASLink-PT-07a-CTLFireability-13 3672178 m, 65210 m/sec, 7017770 t fired, .
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 60/3517 29/32 ASLink-PT-07a-CTLFireability-13 3868112 m, 39186 m/sec, 7691096 t fired, .
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 65/3517 31/32 ASLink-PT-07a-CTLFireability-13 4132941 m, 52965 m/sec, 8345150 t fired, .
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 30 (type EXCL) for ASLink-PT-07a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-07a-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
ASLink-PT-07a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: Portfolio finished: no open tasks 10
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-07a-CTLFireability-00: EG true state space / EG
ASLink-PT-07a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-02: EFAG unknown AGGR
ASLink-PT-07a-CTLFireability-04: EXEF true state space /EXEF
ASLink-PT-07a-CTLFireability-05: CTL false CTL model checker
ASLink-PT-07a-CTLFireability-07: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-10: CONJ false CONJ
ASLink-PT-07a-CTLFireability-13: CTL unknown AGGR
ASLink-PT-07a-CTLFireability-14: CTL true CTL model checker
ASLink-PT-07a-CTLFireability-15: EXEF true state space /EXEF
Time elapsed: 153 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-07a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ASLink-PT-07a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595000106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-07a.tgz
mv ASLink-PT-07a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;