About the Execution of LoLa+red for ASLink-PT-06b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2827.476 | 3600000.00 | 8671499.00 | 110.70 | F?TF??F?TTF????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595000098.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ASLink-PT-06b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595000098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 7.5K Feb 26 13:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 13:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 13:12 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 13:12 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 13:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 26 13:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Feb 26 13:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 26 13:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 921K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-06b-CTLFireability-00
FORMULA_NAME ASLink-PT-06b-CTLFireability-01
FORMULA_NAME ASLink-PT-06b-CTLFireability-02
FORMULA_NAME ASLink-PT-06b-CTLFireability-03
FORMULA_NAME ASLink-PT-06b-CTLFireability-04
FORMULA_NAME ASLink-PT-06b-CTLFireability-05
FORMULA_NAME ASLink-PT-06b-CTLFireability-06
FORMULA_NAME ASLink-PT-06b-CTLFireability-07
FORMULA_NAME ASLink-PT-06b-CTLFireability-08
FORMULA_NAME ASLink-PT-06b-CTLFireability-09
FORMULA_NAME ASLink-PT-06b-CTLFireability-10
FORMULA_NAME ASLink-PT-06b-CTLFireability-11
FORMULA_NAME ASLink-PT-06b-CTLFireability-12
FORMULA_NAME ASLink-PT-06b-CTLFireability-13
FORMULA_NAME ASLink-PT-06b-CTLFireability-14
FORMULA_NAME ASLink-PT-06b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678338822394
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ASLink-PT-06b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 05:13:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 05:13:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 05:13:45] [INFO ] Load time of PNML (sax parser for PT used): 148 ms
[2023-03-09 05:13:45] [INFO ] Transformed 2826 places.
[2023-03-09 05:13:45] [INFO ] Transformed 3513 transitions.
[2023-03-09 05:13:45] [INFO ] Found NUPN structural information;
[2023-03-09 05:13:45] [INFO ] Parsed PT model containing 2826 places and 3513 transitions and 10709 arcs in 286 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
Support contains 176 out of 2826 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2826/2826 places, 3513/3513 transitions.
Discarding 168 places :
Symmetric choice reduction at 0 with 168 rule applications. Total rules 168 place count 2658 transition count 3345
Iterating global reduction 0 with 168 rules applied. Total rules applied 336 place count 2658 transition count 3345
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 337 place count 2658 transition count 3344
Discarding 63 places :
Symmetric choice reduction at 1 with 63 rule applications. Total rules 400 place count 2595 transition count 3248
Iterating global reduction 1 with 63 rules applied. Total rules applied 463 place count 2595 transition count 3248
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 1 with 21 rules applied. Total rules applied 484 place count 2595 transition count 3227
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 493 place count 2586 transition count 3218
Iterating global reduction 2 with 9 rules applied. Total rules applied 502 place count 2586 transition count 3218
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 506 place count 2582 transition count 3207
Iterating global reduction 2 with 4 rules applied. Total rules applied 510 place count 2582 transition count 3207
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 513 place count 2579 transition count 3204
Iterating global reduction 2 with 3 rules applied. Total rules applied 516 place count 2579 transition count 3204
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 519 place count 2576 transition count 3194
Iterating global reduction 2 with 3 rules applied. Total rules applied 522 place count 2576 transition count 3194
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 523 place count 2575 transition count 3186
Iterating global reduction 2 with 1 rules applied. Total rules applied 524 place count 2575 transition count 3186
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 525 place count 2574 transition count 3185
Iterating global reduction 2 with 1 rules applied. Total rules applied 526 place count 2574 transition count 3185
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 527 place count 2573 transition count 3177
Iterating global reduction 2 with 1 rules applied. Total rules applied 528 place count 2573 transition count 3177
Applied a total of 528 rules in 2238 ms. Remains 2573 /2826 variables (removed 253) and now considering 3177/3513 (removed 336) transitions.
// Phase 1: matrix 3177 rows 2573 cols
[2023-03-09 05:13:47] [INFO ] Computed 277 place invariants in 217 ms
[2023-03-09 05:13:49] [INFO ] Implicit Places using invariants in 2168 ms returned [2407, 2418, 2429, 2437, 2445, 2453, 2461, 2480, 2488, 2499]
Discarding 10 places :
Implicit Place search using SMT only with invariants took 2209 ms to find 10 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 2563/2826 places, 3177/3513 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 2551 transition count 3165
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 2551 transition count 3165
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 34 place count 2541 transition count 3155
Iterating global reduction 0 with 10 rules applied. Total rules applied 44 place count 2541 transition count 3155
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 52 place count 2533 transition count 3147
Iterating global reduction 0 with 8 rules applied. Total rules applied 60 place count 2533 transition count 3147
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 64 place count 2529 transition count 3143
Iterating global reduction 0 with 4 rules applied. Total rules applied 68 place count 2529 transition count 3143
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 70 place count 2527 transition count 3141
Iterating global reduction 0 with 2 rules applied. Total rules applied 72 place count 2527 transition count 3141
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 74 place count 2525 transition count 3139
Iterating global reduction 0 with 2 rules applied. Total rules applied 76 place count 2525 transition count 3139
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 2524 transition count 3138
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 2524 transition count 3138
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 2523 transition count 3137
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 2523 transition count 3137
Applied a total of 80 rules in 1130 ms. Remains 2523 /2563 variables (removed 40) and now considering 3137/3177 (removed 40) transitions.
// Phase 1: matrix 3137 rows 2523 cols
[2023-03-09 05:13:50] [INFO ] Computed 267 place invariants in 104 ms
[2023-03-09 05:13:52] [INFO ] Implicit Places using invariants in 1690 ms returned []
[2023-03-09 05:13:52] [INFO ] Invariant cache hit.
[2023-03-09 05:13:57] [INFO ] Implicit Places using invariants and state equation in 5387 ms returned []
Implicit Place search using SMT with State Equation took 7101 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 2523/2826 places, 3137/3513 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 12680 ms. Remains : 2523/2826 places, 3137/3513 transitions.
Support contains 176 out of 2523 places after structural reductions.
[2023-03-09 05:13:58] [INFO ] Flatten gal took : 280 ms
[2023-03-09 05:13:58] [INFO ] Flatten gal took : 152 ms
[2023-03-09 05:13:59] [INFO ] Input system was already deterministic with 3137 transitions.
Support contains 173 out of 2523 places (down from 176) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 503 ms. (steps per millisecond=19 ) properties (out of 93) seen :31
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Running SMT prover for 62 properties.
[2023-03-09 05:13:59] [INFO ] Invariant cache hit.
[2023-03-09 05:14:04] [INFO ] [Real]Absence check using 63 positive place invariants in 173 ms returned sat
[2023-03-09 05:14:05] [INFO ] [Real]Absence check using 63 positive and 204 generalized place invariants in 130 ms returned sat
[2023-03-09 05:14:08] [INFO ] After 8702ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:62
[2023-03-09 05:14:12] [INFO ] [Nat]Absence check using 63 positive place invariants in 235 ms returned sat
[2023-03-09 05:14:12] [INFO ] [Nat]Absence check using 63 positive and 204 generalized place invariants in 101 ms returned sat
[2023-03-09 05:14:33] [INFO ] After 18228ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :58
[2023-03-09 05:14:33] [INFO ] After 18232ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :58
Attempting to minimize the solution found.
Minimization took 1 ms.
[2023-03-09 05:14:33] [INFO ] After 25071ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :58
Fused 62 Parikh solutions to 3 different solutions.
Parikh walk visited 1 properties in 505 ms.
Support contains 112 out of 2523 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Drop transitions removed 426 transitions
Trivial Post-agglo rules discarded 426 transitions
Performed 426 trivial Post agglomeration. Transition count delta: 426
Iterating post reduction 0 with 426 rules applied. Total rules applied 426 place count 2523 transition count 2711
Reduce places removed 426 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 429 rules applied. Total rules applied 855 place count 2097 transition count 2708
Reduce places removed 2 places and 0 transitions.
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Iterating post reduction 2 with 13 rules applied. Total rules applied 868 place count 2095 transition count 2697
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 3 with 11 rules applied. Total rules applied 879 place count 2084 transition count 2697
Performed 638 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 638 Pre rules applied. Total rules applied 879 place count 2084 transition count 2059
Deduced a syphon composed of 638 places in 4 ms
Ensure Unique test removed 57 places
Reduce places removed 695 places and 0 transitions.
Iterating global reduction 4 with 1333 rules applied. Total rules applied 2212 place count 1389 transition count 2059
Discarding 7 places :
Implicit places reduction removed 7 places
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 4 with 42 rules applied. Total rules applied 2254 place count 1382 transition count 2024
Reduce places removed 35 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 5 with 37 rules applied. Total rules applied 2291 place count 1347 transition count 2022
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 2293 place count 1345 transition count 2022
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 19 Pre rules applied. Total rules applied 2293 place count 1345 transition count 2003
Deduced a syphon composed of 19 places in 5 ms
Ensure Unique test removed 18 places
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 7 with 56 rules applied. Total rules applied 2349 place count 1308 transition count 2003
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 17 Pre rules applied. Total rules applied 2349 place count 1308 transition count 1986
Deduced a syphon composed of 17 places in 15 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 7 with 34 rules applied. Total rules applied 2383 place count 1291 transition count 1986
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 2385 place count 1289 transition count 1979
Iterating global reduction 7 with 2 rules applied. Total rules applied 2387 place count 1289 transition count 1979
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 2387 place count 1289 transition count 1978
Deduced a syphon composed of 1 places in 11 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2389 place count 1288 transition count 1978
Performed 203 Post agglomeration using F-continuation condition.Transition count delta: 203
Deduced a syphon composed of 203 places in 8 ms
Ensure Unique test removed 2 places
Reduce places removed 205 places and 0 transitions.
Iterating global reduction 7 with 408 rules applied. Total rules applied 2797 place count 1083 transition count 1775
Discarding 4 places :
Symmetric choice reduction at 7 with 4 rule applications. Total rules 2801 place count 1079 transition count 1771
Ensure Unique test removed 1 places
Iterating global reduction 7 with 5 rules applied. Total rules applied 2806 place count 1078 transition count 1771
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 2806 place count 1078 transition count 1770
Deduced a syphon composed of 1 places in 8 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2808 place count 1077 transition count 1770
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 2810 place count 1075 transition count 1768
Iterating global reduction 7 with 2 rules applied. Total rules applied 2812 place count 1075 transition count 1768
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 2 rules applied. Total rules applied 2814 place count 1075 transition count 1766
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 2815 place count 1074 transition count 1766
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2817 place count 1073 transition count 1772
Free-agglomeration rule applied 9 times.
Iterating global reduction 9 with 9 rules applied. Total rules applied 2826 place count 1073 transition count 1763
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 9 with 9 rules applied. Total rules applied 2835 place count 1064 transition count 1763
Free-agglomeration rule (complex) applied 5 times.
Iterating global reduction 10 with 5 rules applied. Total rules applied 2840 place count 1064 transition count 1758
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 10 with 5 rules applied. Total rules applied 2845 place count 1059 transition count 1758
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 11 with 6 rules applied. Total rules applied 2851 place count 1059 transition count 1758
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 2852 place count 1058 transition count 1757
Reduce places removed 9 places and 0 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 11 with 12 rules applied. Total rules applied 2864 place count 1049 transition count 1754
Reduce places removed 3 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 12 with 4 rules applied. Total rules applied 2868 place count 1046 transition count 1753
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 2869 place count 1045 transition count 1753
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 14 with 12 Pre rules applied. Total rules applied 2869 place count 1045 transition count 1741
Deduced a syphon composed of 12 places in 3 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 14 with 24 rules applied. Total rules applied 2893 place count 1033 transition count 1741
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 14 with 6 rules applied. Total rules applied 2899 place count 1027 transition count 1741
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 3 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 15 with 20 rules applied. Total rules applied 2919 place count 1017 transition count 1731
Discarding 4 places :
Symmetric choice reduction at 15 with 4 rule applications. Total rules 2923 place count 1013 transition count 1727
Iterating global reduction 15 with 4 rules applied. Total rules applied 2927 place count 1013 transition count 1727
Free-agglomeration rule applied 5 times.
Iterating global reduction 15 with 5 rules applied. Total rules applied 2932 place count 1013 transition count 1722
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 15 with 5 rules applied. Total rules applied 2937 place count 1008 transition count 1722
Applied a total of 2937 rules in 989 ms. Remains 1008 /2523 variables (removed 1515) and now considering 1722/3137 (removed 1415) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 989 ms. Remains : 1008/2523 places, 1722/3137 transitions.
Incomplete random walk after 10000 steps, including 76 resets, run finished after 310 ms. (steps per millisecond=32 ) properties (out of 59) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 54) seen :0
Interrupted probabilistic random walk after 167128 steps, run timeout after 3001 ms. (steps per millisecond=55 ) properties seen :{}
Probabilistic random walk after 167128 steps, saw 38896 distinct states, run finished after 3004 ms. (steps per millisecond=55 ) properties seen :0
Running SMT prover for 54 properties.
// Phase 1: matrix 1722 rows 1008 cols
[2023-03-09 05:14:38] [INFO ] Computed 167 place invariants in 14 ms
[2023-03-09 05:14:40] [INFO ] [Real]Absence check using 45 positive place invariants in 28 ms returned sat
[2023-03-09 05:14:40] [INFO ] [Real]Absence check using 45 positive and 122 generalized place invariants in 61 ms returned sat
[2023-03-09 05:14:41] [INFO ] After 3099ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:54
[2023-03-09 05:14:44] [INFO ] [Nat]Absence check using 45 positive place invariants in 24 ms returned sat
[2023-03-09 05:14:44] [INFO ] [Nat]Absence check using 45 positive and 122 generalized place invariants in 131 ms returned sat
[2023-03-09 05:15:06] [INFO ] After 21124ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :48
[2023-03-09 05:15:07] [INFO ] After 21145ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :48
Attempting to minimize the solution found.
Minimization took 1 ms.
[2023-03-09 05:15:07] [INFO ] After 25033ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :48
Fused 54 Parikh solutions to 9 different solutions.
Parikh walk visited 0 properties in 897 ms.
Support contains 94 out of 1008 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1008/1008 places, 1722/1722 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 1008 transition count 1719
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 1005 transition count 1719
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 7 Pre rules applied. Total rules applied 6 place count 1005 transition count 1712
Deduced a syphon composed of 7 places in 4 ms
Ensure Unique test removed 3 places
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 17 rules applied. Total rules applied 23 place count 995 transition count 1712
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 23 place count 995 transition count 1710
Deduced a syphon composed of 2 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 5 rules applied. Total rules applied 28 place count 992 transition count 1710
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 30 place count 991 transition count 1709
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 31 place count 991 transition count 1708
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 32 place count 990 transition count 1708
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 33 place count 990 transition count 1707
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 34 place count 989 transition count 1707
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 35 place count 988 transition count 1706
Applied a total of 35 rules in 175 ms. Remains 988 /1008 variables (removed 20) and now considering 1706/1722 (removed 16) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 175 ms. Remains : 988/1008 places, 1706/1722 transitions.
Incomplete random walk after 10000 steps, including 94 resets, run finished after 340 ms. (steps per millisecond=29 ) properties (out of 49) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 48) seen :0
Interrupted probabilistic random walk after 190399 steps, run timeout after 3001 ms. (steps per millisecond=63 ) properties seen :{}
Probabilistic random walk after 190399 steps, saw 38557 distinct states, run finished after 3001 ms. (steps per millisecond=63 ) properties seen :0
Running SMT prover for 48 properties.
// Phase 1: matrix 1706 rows 988 cols
[2023-03-09 05:15:11] [INFO ] Computed 163 place invariants in 14 ms
[2023-03-09 05:15:12] [INFO ] [Real]Absence check using 44 positive place invariants in 24 ms returned sat
[2023-03-09 05:15:12] [INFO ] [Real]Absence check using 44 positive and 119 generalized place invariants in 80 ms returned sat
[2023-03-09 05:15:12] [INFO ] After 1191ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:48
[2023-03-09 05:15:14] [INFO ] [Nat]Absence check using 44 positive place invariants in 39 ms returned sat
[2023-03-09 05:15:14] [INFO ] [Nat]Absence check using 44 positive and 119 generalized place invariants in 67 ms returned sat
[2023-03-09 05:15:37] [INFO ] After 21869ms SMT Verify possible using state equation in natural domain returned unsat :7 sat :40
[2023-03-09 05:15:37] [INFO ] After 21875ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :40
Attempting to minimize the solution found.
Minimization took 0 ms.
[2023-03-09 05:15:37] [INFO ] After 25035ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :40
Fused 48 Parikh solutions to 16 different solutions.
Parikh walk visited 0 properties in 834 ms.
Support contains 74 out of 988 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 988/988 places, 1706/1706 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 988 transition count 1703
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 7 place count 984 transition count 1703
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 7 place count 984 transition count 1690
Deduced a syphon composed of 13 places in 2 ms
Ensure Unique test removed 3 places
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 29 rules applied. Total rules applied 36 place count 968 transition count 1690
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 36 place count 968 transition count 1688
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 40 place count 966 transition count 1688
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 42 place count 965 transition count 1687
Applied a total of 42 rules in 67 ms. Remains 965 /988 variables (removed 23) and now considering 1687/1706 (removed 19) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 67 ms. Remains : 965/988 places, 1687/1706 transitions.
Incomplete random walk after 10000 steps, including 111 resets, run finished after 267 ms. (steps per millisecond=37 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Interrupted probabilistic random walk after 186253 steps, run timeout after 3001 ms. (steps per millisecond=62 ) properties seen :{}
Probabilistic random walk after 186253 steps, saw 37597 distinct states, run finished after 3001 ms. (steps per millisecond=62 ) properties seen :0
Running SMT prover for 41 properties.
// Phase 1: matrix 1687 rows 965 cols
[2023-03-09 05:15:42] [INFO ] Computed 159 place invariants in 15 ms
[2023-03-09 05:15:43] [INFO ] [Real]Absence check using 42 positive place invariants in 38 ms returned sat
[2023-03-09 05:15:43] [INFO ] [Real]Absence check using 42 positive and 117 generalized place invariants in 110 ms returned sat
[2023-03-09 05:15:43] [INFO ] After 1522ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:41
[2023-03-09 05:15:44] [INFO ] [Nat]Absence check using 42 positive place invariants in 23 ms returned sat
[2023-03-09 05:15:44] [INFO ] [Nat]Absence check using 42 positive and 117 generalized place invariants in 61 ms returned sat
[2023-03-09 05:16:08] [INFO ] After 22759ms SMT Verify possible using state equation in natural domain returned unsat :6 sat :34
[2023-03-09 05:16:08] [INFO ] After 22766ms SMT Verify possible using trap constraints in natural domain returned unsat :6 sat :34
Attempting to minimize the solution found.
Minimization took 0 ms.
[2023-03-09 05:16:08] [INFO ] After 25049ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :34
Fused 41 Parikh solutions to 19 different solutions.
Parikh walk visited 0 properties in 603 ms.
Support contains 64 out of 965 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 965/965 places, 1687/1687 transitions.
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 6 Pre rules applied. Total rules applied 0 place count 965 transition count 1681
Deduced a syphon composed of 6 places in 3 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 959 transition count 1681
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 13 place count 958 transition count 1673
Iterating global reduction 0 with 1 rules applied. Total rules applied 14 place count 958 transition count 1673
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 957 transition count 1665
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 957 transition count 1665
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 956 transition count 1657
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 956 transition count 1657
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 955 transition count 1649
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 955 transition count 1649
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 954 transition count 1641
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 954 transition count 1641
Applied a total of 22 rules in 141 ms. Remains 954 /965 variables (removed 11) and now considering 1641/1687 (removed 46) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 141 ms. Remains : 954/965 places, 1641/1687 transitions.
Successfully simplified 20 atomic propositions for a total of 16 simplifications.
FORMULA ASLink-PT-06b-CTLFireability-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-06b-CTLFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 05:16:09] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-09 05:16:09] [INFO ] Flatten gal took : 103 ms
FORMULA ASLink-PT-06b-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 05:16:09] [INFO ] Flatten gal took : 105 ms
[2023-03-09 05:16:09] [INFO ] Input system was already deterministic with 3137 transitions.
Support contains 102 out of 2523 places (down from 124) after GAL structural reductions.
Computed a total of 101 stabilizing places and 101 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 2513 transition count 3115
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 2513 transition count 3115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 26 place count 2507 transition count 3109
Iterating global reduction 0 with 6 rules applied. Total rules applied 32 place count 2507 transition count 3109
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3101
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3101
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3092
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3092
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3084
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3084
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3075
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3075
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3067
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3067
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3059
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3059
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3058
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3058
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3050
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3050
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3042
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3042
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3041
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3041
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3033
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3033
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3025
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3025
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 2492 transition count 3024
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 2492 transition count 3024
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 2491 transition count 3016
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 2491 transition count 3016
Applied a total of 64 rules in 2408 ms. Remains 2491 /2523 variables (removed 32) and now considering 3016/3137 (removed 121) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2408 ms. Remains : 2491/2523 places, 3016/3137 transitions.
[2023-03-09 05:16:12] [INFO ] Flatten gal took : 78 ms
[2023-03-09 05:16:12] [INFO ] Flatten gal took : 84 ms
[2023-03-09 05:16:12] [INFO ] Input system was already deterministic with 3016 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 2514 transition count 3116
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 2514 transition count 3116
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 24 place count 2508 transition count 3110
Iterating global reduction 0 with 6 rules applied. Total rules applied 30 place count 2508 transition count 3110
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 2507 transition count 3102
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 2507 transition count 3102
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3094
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3094
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3085
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3085
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3077
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3077
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3068
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3068
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3060
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3060
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3059
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3059
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3051
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3051
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3043
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3043
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3042
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3042
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3034
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3034
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3026
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3026
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3025
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3025
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 2492 transition count 3017
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 2492 transition count 3017
Applied a total of 62 rules in 2350 ms. Remains 2492 /2523 variables (removed 31) and now considering 3017/3137 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2351 ms. Remains : 2492/2523 places, 3017/3137 transitions.
[2023-03-09 05:16:15] [INFO ] Flatten gal took : 78 ms
[2023-03-09 05:16:15] [INFO ] Flatten gal took : 91 ms
[2023-03-09 05:16:15] [INFO ] Input system was already deterministic with 3017 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 2516 transition count 3118
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 2516 transition count 3118
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 2511 transition count 3113
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 2511 transition count 3113
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 2510 transition count 3105
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 2510 transition count 3105
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 27 place count 2509 transition count 3097
Iterating global reduction 0 with 1 rules applied. Total rules applied 28 place count 2509 transition count 3097
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 29 place count 2508 transition count 3096
Iterating global reduction 0 with 1 rules applied. Total rules applied 30 place count 2508 transition count 3096
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 2507 transition count 3088
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 2507 transition count 3088
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3080
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3080
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3079
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3079
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3071
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3071
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3063
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3063
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3062
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3062
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3054
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3054
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3046
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3046
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3045
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3045
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3037
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3037
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3029
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3029
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3028
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3028
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3020
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3020
Applied a total of 56 rules in 2149 ms. Remains 2495 /2523 variables (removed 28) and now considering 3020/3137 (removed 117) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2149 ms. Remains : 2495/2523 places, 3020/3137 transitions.
[2023-03-09 05:16:17] [INFO ] Flatten gal took : 70 ms
[2023-03-09 05:16:17] [INFO ] Flatten gal took : 74 ms
[2023-03-09 05:16:18] [INFO ] Input system was already deterministic with 3020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 2513 transition count 3115
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 2513 transition count 3115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 26 place count 2507 transition count 3109
Iterating global reduction 0 with 6 rules applied. Total rules applied 32 place count 2507 transition count 3109
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3101
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3101
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3092
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3092
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3084
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3084
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3075
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3075
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3067
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3067
Applied a total of 46 rules in 1216 ms. Remains 2500 /2523 variables (removed 23) and now considering 3067/3137 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1216 ms. Remains : 2500/2523 places, 3067/3137 transitions.
[2023-03-09 05:16:19] [INFO ] Flatten gal took : 69 ms
[2023-03-09 05:16:19] [INFO ] Flatten gal took : 87 ms
[2023-03-09 05:16:19] [INFO ] Input system was already deterministic with 3067 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 2513 transition count 3115
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 2513 transition count 3115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 26 place count 2507 transition count 3109
Iterating global reduction 0 with 6 rules applied. Total rules applied 32 place count 2507 transition count 3109
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3101
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3101
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3092
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3092
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3084
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3084
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3075
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3075
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3067
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3067
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3059
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3059
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3058
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3058
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3050
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3050
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3042
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3042
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3041
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3041
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3033
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3033
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3025
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3025
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 2492 transition count 3024
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 2492 transition count 3024
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 2491 transition count 3016
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 2491 transition count 3016
Applied a total of 64 rules in 2295 ms. Remains 2491 /2523 variables (removed 32) and now considering 3016/3137 (removed 121) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2296 ms. Remains : 2491/2523 places, 3016/3137 transitions.
[2023-03-09 05:16:21] [INFO ] Flatten gal took : 72 ms
[2023-03-09 05:16:22] [INFO ] Flatten gal took : 93 ms
[2023-03-09 05:16:22] [INFO ] Input system was already deterministic with 3016 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 469 transitions
Trivial Post-agglo rules discarded 469 transitions
Performed 469 trivial Post agglomeration. Transition count delta: 469
Iterating post reduction 0 with 469 rules applied. Total rules applied 469 place count 2522 transition count 2667
Reduce places removed 469 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 472 rules applied. Total rules applied 941 place count 2053 transition count 2664
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 943 place count 2051 transition count 2664
Performed 678 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 678 Pre rules applied. Total rules applied 943 place count 2051 transition count 1986
Deduced a syphon composed of 678 places in 5 ms
Ensure Unique test removed 64 places
Reduce places removed 742 places and 0 transitions.
Iterating global reduction 3 with 1420 rules applied. Total rules applied 2363 place count 1309 transition count 1986
Discarding 6 places :
Implicit places reduction removed 6 places
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 3 with 46 rules applied. Total rules applied 2409 place count 1303 transition count 1946
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 4 with 40 rules applied. Total rules applied 2449 place count 1263 transition count 1946
Performed 25 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 25 Pre rules applied. Total rules applied 2449 place count 1263 transition count 1921
Deduced a syphon composed of 25 places in 3 ms
Ensure Unique test removed 25 places
Reduce places removed 50 places and 0 transitions.
Iterating global reduction 5 with 75 rules applied. Total rules applied 2524 place count 1213 transition count 1921
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 24 Pre rules applied. Total rules applied 2524 place count 1213 transition count 1897
Deduced a syphon composed of 24 places in 3 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 5 with 48 rules applied. Total rules applied 2572 place count 1189 transition count 1897
Discarding 5 places :
Symmetric choice reduction at 5 with 5 rule applications. Total rules 2577 place count 1184 transition count 1880
Iterating global reduction 5 with 5 rules applied. Total rules applied 2582 place count 1184 transition count 1880
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 3 Pre rules applied. Total rules applied 2582 place count 1184 transition count 1877
Deduced a syphon composed of 3 places in 4 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 5 with 6 rules applied. Total rules applied 2588 place count 1181 transition count 1877
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2589 place count 1180 transition count 1869
Iterating global reduction 5 with 1 rules applied. Total rules applied 2590 place count 1180 transition count 1869
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2591 place count 1179 transition count 1861
Iterating global reduction 5 with 1 rules applied. Total rules applied 2592 place count 1179 transition count 1861
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2593 place count 1178 transition count 1853
Iterating global reduction 5 with 1 rules applied. Total rules applied 2594 place count 1178 transition count 1853
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2595 place count 1177 transition count 1845
Iterating global reduction 5 with 1 rules applied. Total rules applied 2596 place count 1177 transition count 1845
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2597 place count 1176 transition count 1837
Iterating global reduction 5 with 1 rules applied. Total rules applied 2598 place count 1176 transition count 1837
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2599 place count 1175 transition count 1829
Iterating global reduction 5 with 1 rules applied. Total rules applied 2600 place count 1175 transition count 1829
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2601 place count 1174 transition count 1821
Iterating global reduction 5 with 1 rules applied. Total rules applied 2602 place count 1174 transition count 1821
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2603 place count 1173 transition count 1813
Iterating global reduction 5 with 1 rules applied. Total rules applied 2604 place count 1173 transition count 1813
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2605 place count 1172 transition count 1805
Iterating global reduction 5 with 1 rules applied. Total rules applied 2606 place count 1172 transition count 1805
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2607 place count 1171 transition count 1797
Iterating global reduction 5 with 1 rules applied. Total rules applied 2608 place count 1171 transition count 1797
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2609 place count 1170 transition count 1789
Iterating global reduction 5 with 1 rules applied. Total rules applied 2610 place count 1170 transition count 1789
Performed 159 Post agglomeration using F-continuation condition.Transition count delta: 159
Deduced a syphon composed of 159 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 160 places and 0 transitions.
Iterating global reduction 5 with 319 rules applied. Total rules applied 2929 place count 1010 transition count 1630
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 2933 place count 1006 transition count 1626
Ensure Unique test removed 1 places
Iterating global reduction 5 with 5 rules applied. Total rules applied 2938 place count 1005 transition count 1626
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 2938 place count 1005 transition count 1625
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 2940 place count 1004 transition count 1625
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 2942 place count 1002 transition count 1623
Iterating global reduction 5 with 2 rules applied. Total rules applied 2944 place count 1002 transition count 1623
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 2946 place count 1002 transition count 1621
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2947 place count 1001 transition count 1621
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 2947 place count 1001 transition count 1620
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2949 place count 1000 transition count 1620
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2951 place count 998 transition count 1618
Reduce places removed 12 places and 0 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 7 with 18 rules applied. Total rules applied 2969 place count 986 transition count 1612
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 8 with 6 rules applied. Total rules applied 2975 place count 980 transition count 1612
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 24 Pre rules applied. Total rules applied 2975 place count 980 transition count 1588
Deduced a syphon composed of 24 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 25 places and 0 transitions.
Iterating global reduction 9 with 49 rules applied. Total rules applied 3024 place count 955 transition count 1588
Discarding 12 places :
Implicit places reduction removed 12 places
Iterating post reduction 9 with 12 rules applied. Total rules applied 3036 place count 943 transition count 1588
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 3036 place count 943 transition count 1587
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 3038 place count 942 transition count 1587
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 2 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 10 with 24 rules applied. Total rules applied 3062 place count 930 transition count 1575
Discarding 11 places :
Symmetric choice reduction at 10 with 11 rule applications. Total rules 3073 place count 919 transition count 1564
Iterating global reduction 10 with 11 rules applied. Total rules applied 3084 place count 919 transition count 1564
Discarding 5 places :
Symmetric choice reduction at 10 with 5 rule applications. Total rules 3089 place count 914 transition count 1559
Iterating global reduction 10 with 5 rules applied. Total rules applied 3094 place count 914 transition count 1559
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 10 with 5 rules applied. Total rules applied 3099 place count 914 transition count 1554
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 5 Pre rules applied. Total rules applied 3099 place count 914 transition count 1549
Deduced a syphon composed of 5 places in 2 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 10 with 10 rules applied. Total rules applied 3109 place count 909 transition count 1549
Applied a total of 3109 rules in 880 ms. Remains 909 /2523 variables (removed 1614) and now considering 1549/3137 (removed 1588) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 893 ms. Remains : 909/2523 places, 1549/3137 transitions.
[2023-03-09 05:16:23] [INFO ] Flatten gal took : 53 ms
[2023-03-09 05:16:23] [INFO ] Flatten gal took : 59 ms
[2023-03-09 05:16:23] [INFO ] Input system was already deterministic with 1549 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 2513 transition count 3115
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 2513 transition count 3115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 26 place count 2507 transition count 3109
Iterating global reduction 0 with 6 rules applied. Total rules applied 32 place count 2507 transition count 3109
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3101
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3101
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3092
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3092
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3084
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3084
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3075
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3075
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3067
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3067
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3059
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3059
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3058
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3058
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3050
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3050
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3042
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3042
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3041
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3041
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3033
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3033
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3025
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3025
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 2492 transition count 3024
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 2492 transition count 3024
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 2491 transition count 3016
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 2491 transition count 3016
Applied a total of 64 rules in 2378 ms. Remains 2491 /2523 variables (removed 32) and now considering 3016/3137 (removed 121) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2378 ms. Remains : 2491/2523 places, 3016/3137 transitions.
[2023-03-09 05:16:25] [INFO ] Flatten gal took : 67 ms
[2023-03-09 05:16:25] [INFO ] Flatten gal took : 68 ms
[2023-03-09 05:16:26] [INFO ] Input system was already deterministic with 3016 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 467 transitions
Trivial Post-agglo rules discarded 467 transitions
Performed 467 trivial Post agglomeration. Transition count delta: 467
Iterating post reduction 0 with 467 rules applied. Total rules applied 467 place count 2522 transition count 2669
Reduce places removed 467 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 470 rules applied. Total rules applied 937 place count 2055 transition count 2666
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 939 place count 2053 transition count 2666
Performed 678 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 678 Pre rules applied. Total rules applied 939 place count 2053 transition count 1988
Deduced a syphon composed of 678 places in 4 ms
Ensure Unique test removed 64 places
Reduce places removed 742 places and 0 transitions.
Iterating global reduction 3 with 1420 rules applied. Total rules applied 2359 place count 1311 transition count 1988
Discarding 6 places :
Implicit places reduction removed 6 places
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 3 with 46 rules applied. Total rules applied 2405 place count 1305 transition count 1948
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 4 with 40 rules applied. Total rules applied 2445 place count 1265 transition count 1948
Performed 25 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 25 Pre rules applied. Total rules applied 2445 place count 1265 transition count 1923
Deduced a syphon composed of 25 places in 5 ms
Ensure Unique test removed 25 places
Reduce places removed 50 places and 0 transitions.
Iterating global reduction 5 with 75 rules applied. Total rules applied 2520 place count 1215 transition count 1923
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 24 Pre rules applied. Total rules applied 2520 place count 1215 transition count 1899
Deduced a syphon composed of 24 places in 5 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 5 with 48 rules applied. Total rules applied 2568 place count 1191 transition count 1899
Discarding 5 places :
Symmetric choice reduction at 5 with 5 rule applications. Total rules 2573 place count 1186 transition count 1882
Iterating global reduction 5 with 5 rules applied. Total rules applied 2578 place count 1186 transition count 1882
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 3 Pre rules applied. Total rules applied 2578 place count 1186 transition count 1879
Deduced a syphon composed of 3 places in 4 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 5 with 6 rules applied. Total rules applied 2584 place count 1183 transition count 1879
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2585 place count 1182 transition count 1871
Iterating global reduction 5 with 1 rules applied. Total rules applied 2586 place count 1182 transition count 1871
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2587 place count 1181 transition count 1863
Iterating global reduction 5 with 1 rules applied. Total rules applied 2588 place count 1181 transition count 1863
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2589 place count 1180 transition count 1855
Iterating global reduction 5 with 1 rules applied. Total rules applied 2590 place count 1180 transition count 1855
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2591 place count 1179 transition count 1847
Iterating global reduction 5 with 1 rules applied. Total rules applied 2592 place count 1179 transition count 1847
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2593 place count 1178 transition count 1839
Iterating global reduction 5 with 1 rules applied. Total rules applied 2594 place count 1178 transition count 1839
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2595 place count 1177 transition count 1831
Iterating global reduction 5 with 1 rules applied. Total rules applied 2596 place count 1177 transition count 1831
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2597 place count 1176 transition count 1823
Iterating global reduction 5 with 1 rules applied. Total rules applied 2598 place count 1176 transition count 1823
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2599 place count 1175 transition count 1815
Iterating global reduction 5 with 1 rules applied. Total rules applied 2600 place count 1175 transition count 1815
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2601 place count 1174 transition count 1807
Iterating global reduction 5 with 1 rules applied. Total rules applied 2602 place count 1174 transition count 1807
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2603 place count 1173 transition count 1799
Iterating global reduction 5 with 1 rules applied. Total rules applied 2604 place count 1173 transition count 1799
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 2605 place count 1172 transition count 1791
Iterating global reduction 5 with 1 rules applied. Total rules applied 2606 place count 1172 transition count 1791
Performed 162 Post agglomeration using F-continuation condition.Transition count delta: 162
Deduced a syphon composed of 162 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 163 places and 0 transitions.
Iterating global reduction 5 with 325 rules applied. Total rules applied 2931 place count 1009 transition count 1629
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 2935 place count 1005 transition count 1625
Ensure Unique test removed 1 places
Iterating global reduction 5 with 5 rules applied. Total rules applied 2940 place count 1004 transition count 1625
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 2940 place count 1004 transition count 1624
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 2942 place count 1003 transition count 1624
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 2944 place count 1001 transition count 1622
Iterating global reduction 5 with 2 rules applied. Total rules applied 2946 place count 1001 transition count 1622
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 2948 place count 1001 transition count 1620
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2949 place count 1000 transition count 1620
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 2949 place count 1000 transition count 1619
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2951 place count 999 transition count 1619
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2953 place count 997 transition count 1617
Reduce places removed 12 places and 0 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 7 with 18 rules applied. Total rules applied 2971 place count 985 transition count 1611
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 8 with 6 rules applied. Total rules applied 2977 place count 979 transition count 1611
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 24 Pre rules applied. Total rules applied 2977 place count 979 transition count 1587
Deduced a syphon composed of 24 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 25 places and 0 transitions.
Iterating global reduction 9 with 49 rules applied. Total rules applied 3026 place count 954 transition count 1587
Discarding 12 places :
Implicit places reduction removed 12 places
Iterating post reduction 9 with 12 rules applied. Total rules applied 3038 place count 942 transition count 1587
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 3038 place count 942 transition count 1586
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 3040 place count 941 transition count 1586
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 2 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 10 with 24 rules applied. Total rules applied 3064 place count 929 transition count 1574
Discarding 11 places :
Symmetric choice reduction at 10 with 11 rule applications. Total rules 3075 place count 918 transition count 1563
Iterating global reduction 10 with 11 rules applied. Total rules applied 3086 place count 918 transition count 1563
Discarding 5 places :
Symmetric choice reduction at 10 with 5 rule applications. Total rules 3091 place count 913 transition count 1558
Iterating global reduction 10 with 5 rules applied. Total rules applied 3096 place count 913 transition count 1558
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 10 with 5 rules applied. Total rules applied 3101 place count 913 transition count 1553
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 5 Pre rules applied. Total rules applied 3101 place count 913 transition count 1548
Deduced a syphon composed of 5 places in 2 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 10 with 10 rules applied. Total rules applied 3111 place count 908 transition count 1548
Applied a total of 3111 rules in 786 ms. Remains 908 /2523 variables (removed 1615) and now considering 1548/3137 (removed 1589) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 786 ms. Remains : 908/2523 places, 1548/3137 transitions.
[2023-03-09 05:16:26] [INFO ] Flatten gal took : 45 ms
[2023-03-09 05:16:26] [INFO ] Flatten gal took : 47 ms
[2023-03-09 05:16:27] [INFO ] Input system was already deterministic with 1548 transitions.
Finished random walk after 3251 steps, including 34 resets, run visited all 1 properties in 11 ms. (steps per millisecond=295 )
FORMULA ASLink-PT-06b-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 2514 transition count 3121
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 2514 transition count 3121
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 23 place count 2509 transition count 3116
Iterating global reduction 0 with 5 rules applied. Total rules applied 28 place count 2509 transition count 3116
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 29 place count 2508 transition count 3108
Iterating global reduction 0 with 1 rules applied. Total rules applied 30 place count 2508 transition count 3108
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 2507 transition count 3100
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 2507 transition count 3100
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3099
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3099
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3091
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3091
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3083
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3083
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3082
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3082
Applied a total of 40 rules in 1070 ms. Remains 2503 /2523 variables (removed 20) and now considering 3082/3137 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1070 ms. Remains : 2503/2523 places, 3082/3137 transitions.
[2023-03-09 05:16:28] [INFO ] Flatten gal took : 78 ms
[2023-03-09 05:16:28] [INFO ] Flatten gal took : 85 ms
[2023-03-09 05:16:28] [INFO ] Input system was already deterministic with 3082 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 2513 transition count 3115
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 2513 transition count 3115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 26 place count 2507 transition count 3109
Iterating global reduction 0 with 6 rules applied. Total rules applied 32 place count 2507 transition count 3109
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3101
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3101
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3092
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3092
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3084
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3084
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3075
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3075
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3067
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3067
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3059
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3059
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3058
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3058
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3050
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3050
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3042
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3042
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3041
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3041
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3033
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3033
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3025
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3025
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 2492 transition count 3024
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 2492 transition count 3024
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 2491 transition count 3016
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 2491 transition count 3016
Applied a total of 64 rules in 2283 ms. Remains 2491 /2523 variables (removed 32) and now considering 3016/3137 (removed 121) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2283 ms. Remains : 2491/2523 places, 3016/3137 transitions.
[2023-03-09 05:16:30] [INFO ] Flatten gal took : 69 ms
[2023-03-09 05:16:30] [INFO ] Flatten gal took : 75 ms
[2023-03-09 05:16:31] [INFO ] Input system was already deterministic with 3016 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 462 transitions
Trivial Post-agglo rules discarded 462 transitions
Performed 462 trivial Post agglomeration. Transition count delta: 462
Iterating post reduction 0 with 462 rules applied. Total rules applied 462 place count 2522 transition count 2674
Reduce places removed 462 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 465 rules applied. Total rules applied 927 place count 2060 transition count 2671
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 929 place count 2058 transition count 2671
Performed 678 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 678 Pre rules applied. Total rules applied 929 place count 2058 transition count 1993
Deduced a syphon composed of 678 places in 5 ms
Ensure Unique test removed 63 places
Reduce places removed 741 places and 0 transitions.
Iterating global reduction 3 with 1419 rules applied. Total rules applied 2348 place count 1317 transition count 1993
Discarding 7 places :
Implicit places reduction removed 7 places
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 3 with 46 rules applied. Total rules applied 2394 place count 1310 transition count 1954
Reduce places removed 39 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 40 rules applied. Total rules applied 2434 place count 1271 transition count 1953
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2435 place count 1270 transition count 1953
Performed 25 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 25 Pre rules applied. Total rules applied 2435 place count 1270 transition count 1928
Deduced a syphon composed of 25 places in 4 ms
Ensure Unique test removed 25 places
Reduce places removed 50 places and 0 transitions.
Iterating global reduction 6 with 75 rules applied. Total rules applied 2510 place count 1220 transition count 1928
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 24 Pre rules applied. Total rules applied 2510 place count 1220 transition count 1904
Deduced a syphon composed of 24 places in 4 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 6 with 48 rules applied. Total rules applied 2558 place count 1196 transition count 1904
Discarding 5 places :
Symmetric choice reduction at 6 with 5 rule applications. Total rules 2563 place count 1191 transition count 1887
Iterating global reduction 6 with 5 rules applied. Total rules applied 2568 place count 1191 transition count 1887
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 2568 place count 1191 transition count 1885
Deduced a syphon composed of 2 places in 4 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 2572 place count 1189 transition count 1885
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2573 place count 1188 transition count 1877
Iterating global reduction 6 with 1 rules applied. Total rules applied 2574 place count 1188 transition count 1877
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2575 place count 1187 transition count 1869
Iterating global reduction 6 with 1 rules applied. Total rules applied 2576 place count 1187 transition count 1869
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2577 place count 1186 transition count 1861
Iterating global reduction 6 with 1 rules applied. Total rules applied 2578 place count 1186 transition count 1861
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2579 place count 1185 transition count 1853
Iterating global reduction 6 with 1 rules applied. Total rules applied 2580 place count 1185 transition count 1853
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2581 place count 1184 transition count 1845
Iterating global reduction 6 with 1 rules applied. Total rules applied 2582 place count 1184 transition count 1845
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2583 place count 1183 transition count 1837
Iterating global reduction 6 with 1 rules applied. Total rules applied 2584 place count 1183 transition count 1837
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2585 place count 1182 transition count 1829
Iterating global reduction 6 with 1 rules applied. Total rules applied 2586 place count 1182 transition count 1829
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2587 place count 1181 transition count 1821
Iterating global reduction 6 with 1 rules applied. Total rules applied 2588 place count 1181 transition count 1821
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2589 place count 1180 transition count 1813
Iterating global reduction 6 with 1 rules applied. Total rules applied 2590 place count 1180 transition count 1813
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2591 place count 1179 transition count 1805
Iterating global reduction 6 with 1 rules applied. Total rules applied 2592 place count 1179 transition count 1805
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 2593 place count 1178 transition count 1797
Iterating global reduction 6 with 1 rules applied. Total rules applied 2594 place count 1178 transition count 1797
Performed 160 Post agglomeration using F-continuation condition.Transition count delta: 160
Deduced a syphon composed of 160 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 161 places and 0 transitions.
Iterating global reduction 6 with 321 rules applied. Total rules applied 2915 place count 1017 transition count 1637
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 2919 place count 1013 transition count 1633
Ensure Unique test removed 1 places
Iterating global reduction 6 with 5 rules applied. Total rules applied 2924 place count 1012 transition count 1633
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 2924 place count 1012 transition count 1632
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 2926 place count 1011 transition count 1632
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 2928 place count 1009 transition count 1630
Iterating global reduction 6 with 2 rules applied. Total rules applied 2930 place count 1009 transition count 1630
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 2 rules applied. Total rules applied 2932 place count 1009 transition count 1628
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 2933 place count 1008 transition count 1628
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 2933 place count 1008 transition count 1627
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2935 place count 1007 transition count 1627
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2937 place count 1005 transition count 1625
Reduce places removed 11 places and 0 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 8 with 16 rules applied. Total rules applied 2953 place count 994 transition count 1620
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 9 with 5 rules applied. Total rules applied 2958 place count 989 transition count 1620
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 23 Pre rules applied. Total rules applied 2958 place count 989 transition count 1597
Deduced a syphon composed of 23 places in 3 ms
Ensure Unique test removed 1 places
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 10 with 47 rules applied. Total rules applied 3005 place count 965 transition count 1597
Discarding 12 places :
Implicit places reduction removed 12 places
Iterating post reduction 10 with 12 rules applied. Total rules applied 3017 place count 953 transition count 1597
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 1 Pre rules applied. Total rules applied 3017 place count 953 transition count 1596
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 3019 place count 952 transition count 1596
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 3 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 11 with 22 rules applied. Total rules applied 3041 place count 941 transition count 1585
Discarding 10 places :
Symmetric choice reduction at 11 with 10 rule applications. Total rules 3051 place count 931 transition count 1575
Iterating global reduction 11 with 10 rules applied. Total rules applied 3061 place count 931 transition count 1575
Discarding 5 places :
Symmetric choice reduction at 11 with 5 rule applications. Total rules 3066 place count 926 transition count 1570
Iterating global reduction 11 with 5 rules applied. Total rules applied 3071 place count 926 transition count 1570
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 11 with 5 rules applied. Total rules applied 3076 place count 926 transition count 1565
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 5 Pre rules applied. Total rules applied 3076 place count 926 transition count 1560
Deduced a syphon composed of 5 places in 3 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 11 with 10 rules applied. Total rules applied 3086 place count 921 transition count 1560
Applied a total of 3086 rules in 828 ms. Remains 921 /2523 variables (removed 1602) and now considering 1560/3137 (removed 1577) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 828 ms. Remains : 921/2523 places, 1560/3137 transitions.
[2023-03-09 05:16:32] [INFO ] Flatten gal took : 43 ms
[2023-03-09 05:16:32] [INFO ] Flatten gal took : 45 ms
[2023-03-09 05:16:32] [INFO ] Input system was already deterministic with 1560 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 2514 transition count 3116
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 2514 transition count 3116
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 23 place count 2509 transition count 3111
Iterating global reduction 0 with 5 rules applied. Total rules applied 28 place count 2509 transition count 3111
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 29 place count 2508 transition count 3103
Iterating global reduction 0 with 1 rules applied. Total rules applied 30 place count 2508 transition count 3103
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 2507 transition count 3095
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 2507 transition count 3095
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3094
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3094
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3086
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3086
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3078
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3078
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3077
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3077
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3069
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3069
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3061
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3061
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3060
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3060
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3052
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3052
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3044
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3044
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3043
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3043
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3035
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3035
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3027
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3027
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3026
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3026
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3018
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3018
Applied a total of 60 rules in 2276 ms. Remains 2493 /2523 variables (removed 30) and now considering 3018/3137 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2276 ms. Remains : 2493/2523 places, 3018/3137 transitions.
[2023-03-09 05:16:34] [INFO ] Flatten gal took : 70 ms
[2023-03-09 05:16:34] [INFO ] Flatten gal took : 74 ms
[2023-03-09 05:16:34] [INFO ] Input system was already deterministic with 3018 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2523/2523 places, 3137/3137 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 2513 transition count 3115
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 2513 transition count 3115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 26 place count 2507 transition count 3109
Iterating global reduction 0 with 6 rules applied. Total rules applied 32 place count 2507 transition count 3109
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 2506 transition count 3101
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 2506 transition count 3101
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 2505 transition count 3093
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 2505 transition count 3093
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 2504 transition count 3092
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 2504 transition count 3092
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 2503 transition count 3084
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 2503 transition count 3084
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 2502 transition count 3076
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 2502 transition count 3076
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 2501 transition count 3075
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 2501 transition count 3075
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 2500 transition count 3067
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 2500 transition count 3067
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 2499 transition count 3059
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 2499 transition count 3059
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 2498 transition count 3058
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 2498 transition count 3058
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 2497 transition count 3050
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 2497 transition count 3050
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 2496 transition count 3042
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 2496 transition count 3042
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 2495 transition count 3041
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 2495 transition count 3041
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 2494 transition count 3033
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 2494 transition count 3033
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 2493 transition count 3025
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 2493 transition count 3025
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 2492 transition count 3024
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 2492 transition count 3024
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 2491 transition count 3016
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 2491 transition count 3016
Applied a total of 64 rules in 2229 ms. Remains 2491 /2523 variables (removed 32) and now considering 3016/3137 (removed 121) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2229 ms. Remains : 2491/2523 places, 3016/3137 transitions.
[2023-03-09 05:16:37] [INFO ] Flatten gal took : 64 ms
[2023-03-09 05:16:37] [INFO ] Flatten gal took : 69 ms
[2023-03-09 05:16:37] [INFO ] Input system was already deterministic with 3016 transitions.
[2023-03-09 05:16:37] [INFO ] Flatten gal took : 73 ms
[2023-03-09 05:16:37] [INFO ] Flatten gal took : 75 ms
[2023-03-09 05:16:37] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-09 05:16:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2523 places, 3137 transitions and 9764 arcs took 20 ms.
Total runtime 172800 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ASLink-PT-06b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380
CTLFireability
FORMULA ASLink-PT-06b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-06b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-06b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393220 kB
MemFree: 13318660 kB
After kill :
MemTotal: 16393220 kB
MemFree: 16096352 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 ASLink-PT-06b-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 16 (type EXCL) for 15 ASLink-PT-06b-CTLFireability-08
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type CNST) for ASLink-PT-06b-CTLFireability-09
lola: result : true
lola: FINISHED task # 16 (type EXCL) for ASLink-PT-06b-CTLFireability-08
lola: result : true
lola: markings : 58
lola: fired transitions : 58
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 42 (type EXCL) for 30 ASLink-PT-06b-CTLFireability-14
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 40 (type FNDP) for 30 ASLink-PT-06b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 41 (type EQUN) for 30 ASLink-PT-06b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 43 (type SRCH) for 30 ASLink-PT-06b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 43 (type SRCH) for ASLink-PT-06b-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/380/CTLFireability-41.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 3/3588 0/5 ASLink-PT-06b-CTLFireability-14 290755 t fired, 2216 attempts, .
41 EF STEQ 3/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 3/326 3/32 ASLink-PT-06b-CTLFireability-14 234570 m, 46914 m/sec, 234569 t fired, .
Time elapsed: 15 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 8/3588 0/5 ASLink-PT-06b-CTLFireability-14 889699 t fired, 7582 attempts, .
41 EF STEQ 8/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 8/326 7/32 ASLink-PT-06b-CTLFireability-14 723185 m, 97723 m/sec, 723193 t fired, .
Time elapsed: 20 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 13/3588 0/5 ASLink-PT-06b-CTLFireability-14 1466882 t fired, 13844 attempts, .
41 EF STEQ 13/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 13/326 11/32 ASLink-PT-06b-CTLFireability-14 1206092 m, 96581 m/sec, 1206124 t fired, .
Time elapsed: 25 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 18/3588 0/5 ASLink-PT-06b-CTLFireability-14 2030430 t fired, 20921 attempts, .
41 EF STEQ 18/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 18/326 15/32 ASLink-PT-06b-CTLFireability-14 1688954 m, 96572 m/sec, 1689018 t fired, .
Time elapsed: 30 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 23/3588 0/5 ASLink-PT-06b-CTLFireability-14 2577574 t fired, 28445 attempts, .
41 EF STEQ 23/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 23/326 19/32 ASLink-PT-06b-CTLFireability-14 2171152 m, 96439 m/sec, 2171235 t fired, .
Time elapsed: 35 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 28/3588 0/5 ASLink-PT-06b-CTLFireability-14 3124585 t fired, 36112 attempts, .
41 EF STEQ 28/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 28/326 23/32 ASLink-PT-06b-CTLFireability-14 2654825 m, 96734 m/sec, 2654929 t fired, .
Time elapsed: 40 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 33/3588 0/5 ASLink-PT-06b-CTLFireability-14 3648709 t fired, 43968 attempts, .
41 EF STEQ 33/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 33/326 27/32 ASLink-PT-06b-CTLFireability-14 3137105 m, 96456 m/sec, 3137241 t fired, .
Time elapsed: 45 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 3 0 3 0 0 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 38/3588 0/5 ASLink-PT-06b-CTLFireability-14 4166248 t fired, 52091 attempts, .
41 EF STEQ 38/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
42 EF EXCL 38/326 30/32 ASLink-PT-06b-CTLFireability-14 3614995 m, 95578 m/sec, 3615150 t fired, .
Time elapsed: 50 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 42 (type EXCL) for ASLink-PT-06b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 43/3588 0/5 ASLink-PT-06b-CTLFireability-14 4696186 t fired, 60311 attempts, .
41 EF STEQ 43/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 38 (type EXCL) for 37 ASLink-PT-06b-CTLFireability-15
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/354 3/32 ASLink-PT-06b-CTLFireability-15 77145 m, 15429 m/sec, 412144 t fired, .
40 EF FNDP 48/3588 0/5 ASLink-PT-06b-CTLFireability-14 5229614 t fired, 69126 attempts, .
41 EF STEQ 48/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/354 4/32 ASLink-PT-06b-CTLFireability-15 141279 m, 12826 m/sec, 827168 t fired, .
40 EF FNDP 53/3588 0/5 ASLink-PT-06b-CTLFireability-14 5753548 t fired, 77542 attempts, .
41 EF STEQ 53/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/354 4/32 ASLink-PT-06b-CTLFireability-15 201523 m, 12048 m/sec, 1242716 t fired, .
40 EF FNDP 58/3588 0/5 ASLink-PT-06b-CTLFireability-14 6274820 t fired, 86139 attempts, .
41 EF STEQ 58/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/354 5/32 ASLink-PT-06b-CTLFireability-15 257110 m, 11117 m/sec, 1659484 t fired, .
40 EF FNDP 63/3588 0/5 ASLink-PT-06b-CTLFireability-14 6786687 t fired, 94576 attempts, .
41 EF STEQ 63/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/354 6/32 ASLink-PT-06b-CTLFireability-15 316303 m, 11838 m/sec, 2072146 t fired, .
40 EF FNDP 68/3588 0/5 ASLink-PT-06b-CTLFireability-14 7308113 t fired, 103259 attempts, .
41 EF STEQ 68/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/354 7/32 ASLink-PT-06b-CTLFireability-15 373353 m, 11410 m/sec, 2491522 t fired, .
40 EF FNDP 73/3588 0/5 ASLink-PT-06b-CTLFireability-14 7826869 t fired, 111914 attempts, .
41 EF STEQ 73/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/354 8/32 ASLink-PT-06b-CTLFireability-15 432445 m, 11818 m/sec, 2911882 t fired, .
40 EF FNDP 78/3588 0/5 ASLink-PT-06b-CTLFireability-14 8343995 t fired, 120645 attempts, .
41 EF STEQ 78/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/354 9/32 ASLink-PT-06b-CTLFireability-15 489028 m, 11316 m/sec, 3333231 t fired, .
40 EF FNDP 83/3588 0/5 ASLink-PT-06b-CTLFireability-14 8862931 t fired, 129497 attempts, .
41 EF STEQ 83/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/354 9/32 ASLink-PT-06b-CTLFireability-15 544006 m, 10995 m/sec, 3750765 t fired, .
40 EF FNDP 88/3588 0/5 ASLink-PT-06b-CTLFireability-14 9378644 t fired, 138654 attempts, .
41 EF STEQ 88/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/354 10/32 ASLink-PT-06b-CTLFireability-15 598457 m, 10890 m/sec, 4168392 t fired, .
40 EF FNDP 93/3588 0/5 ASLink-PT-06b-CTLFireability-14 9892099 t fired, 147359 attempts, .
41 EF STEQ 93/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/354 11/32 ASLink-PT-06b-CTLFireability-15 652740 m, 10856 m/sec, 4585270 t fired, .
40 EF FNDP 98/3588 0/5 ASLink-PT-06b-CTLFireability-14 10402358 t fired, 156114 attempts, .
41 EF STEQ 98/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/354 12/32 ASLink-PT-06b-CTLFireability-15 703127 m, 10077 m/sec, 5001925 t fired, .
40 EF FNDP 103/3588 0/5 ASLink-PT-06b-CTLFireability-14 10908407 t fired, 164764 attempts, .
41 EF STEQ 103/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 65/354 12/32 ASLink-PT-06b-CTLFireability-15 754454 m, 10265 m/sec, 5415554 t fired, .
40 EF FNDP 108/3588 0/5 ASLink-PT-06b-CTLFireability-14 11412398 t fired, 173596 attempts, .
41 EF STEQ 108/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 70/354 13/32 ASLink-PT-06b-CTLFireability-15 802380 m, 9585 m/sec, 5831458 t fired, .
40 EF FNDP 113/3588 0/5 ASLink-PT-06b-CTLFireability-14 11918199 t fired, 182221 attempts, .
41 EF STEQ 113/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 75/354 13/32 ASLink-PT-06b-CTLFireability-15 852756 m, 10075 m/sec, 6245354 t fired, .
40 EF FNDP 118/3588 0/5 ASLink-PT-06b-CTLFireability-14 12428895 t fired, 191231 attempts, .
41 EF STEQ 118/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 80/354 14/32 ASLink-PT-06b-CTLFireability-15 900931 m, 9635 m/sec, 6659107 t fired, .
40 EF FNDP 123/3588 0/5 ASLink-PT-06b-CTLFireability-14 12933753 t fired, 199994 attempts, .
41 EF STEQ 123/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 85/354 15/32 ASLink-PT-06b-CTLFireability-15 945527 m, 8919 m/sec, 7074588 t fired, .
40 EF FNDP 128/3588 0/5 ASLink-PT-06b-CTLFireability-14 13439115 t fired, 208801 attempts, .
41 EF STEQ 128/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 90/354 16/32 ASLink-PT-06b-CTLFireability-15 1004453 m, 11785 m/sec, 7496696 t fired, .
40 EF FNDP 133/3588 0/5 ASLink-PT-06b-CTLFireability-14 13945195 t fired, 217656 attempts, .
41 EF STEQ 133/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 95/354 16/32 ASLink-PT-06b-CTLFireability-15 1060817 m, 11272 m/sec, 7916098 t fired, .
40 EF FNDP 138/3588 0/5 ASLink-PT-06b-CTLFireability-14 14445300 t fired, 226373 attempts, .
41 EF STEQ 138/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 100/354 17/32 ASLink-PT-06b-CTLFireability-15 1112240 m, 10284 m/sec, 8333949 t fired, .
40 EF FNDP 143/3588 0/5 ASLink-PT-06b-CTLFireability-14 14949809 t fired, 235198 attempts, .
41 EF STEQ 143/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 105/354 18/32 ASLink-PT-06b-CTLFireability-15 1163489 m, 10249 m/sec, 8751178 t fired, .
40 EF FNDP 148/3588 0/5 ASLink-PT-06b-CTLFireability-14 15453390 t fired, 244122 attempts, .
41 EF STEQ 148/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 110/354 18/32 ASLink-PT-06b-CTLFireability-15 1213951 m, 10092 m/sec, 9168300 t fired, .
40 EF FNDP 153/3588 0/5 ASLink-PT-06b-CTLFireability-14 15958421 t fired, 252916 attempts, .
41 EF STEQ 153/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 115/354 19/32 ASLink-PT-06b-CTLFireability-15 1262562 m, 9722 m/sec, 9589238 t fired, .
40 EF FNDP 158/3588 0/5 ASLink-PT-06b-CTLFireability-14 16465605 t fired, 261795 attempts, .
41 EF STEQ 158/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 120/354 20/32 ASLink-PT-06b-CTLFireability-15 1308401 m, 9167 m/sec, 10011118 t fired, .
40 EF FNDP 163/3588 0/5 ASLink-PT-06b-CTLFireability-14 16974371 t fired, 270843 attempts, .
41 EF STEQ 163/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 125/354 20/32 ASLink-PT-06b-CTLFireability-15 1356598 m, 9639 m/sec, 10432090 t fired, .
40 EF FNDP 168/3588 0/5 ASLink-PT-06b-CTLFireability-14 17479307 t fired, 279666 attempts, .
41 EF STEQ 168/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 130/354 22/32 ASLink-PT-06b-CTLFireability-15 1419816 m, 12643 m/sec, 10848345 t fired, .
40 EF FNDP 173/3588 0/5 ASLink-PT-06b-CTLFireability-14 17982539 t fired, 288479 attempts, .
41 EF STEQ 173/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 135/354 23/32 ASLink-PT-06b-CTLFireability-15 1487834 m, 13603 m/sec, 11263343 t fired, .
40 EF FNDP 178/3588 0/5 ASLink-PT-06b-CTLFireability-14 18481684 t fired, 297112 attempts, .
41 EF STEQ 178/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 140/354 24/32 ASLink-PT-06b-CTLFireability-15 1550505 m, 12534 m/sec, 11679939 t fired, .
40 EF FNDP 183/3588 0/5 ASLink-PT-06b-CTLFireability-14 18989785 t fired, 306178 attempts, .
41 EF STEQ 183/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 145/354 25/32 ASLink-PT-06b-CTLFireability-15 1607669 m, 11432 m/sec, 12097071 t fired, .
40 EF FNDP 188/3588 0/5 ASLink-PT-06b-CTLFireability-14 19492467 t fired, 314847 attempts, .
41 EF STEQ 188/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 150/354 26/32 ASLink-PT-06b-CTLFireability-15 1666094 m, 11685 m/sec, 12509218 t fired, .
40 EF FNDP 193/3588 0/5 ASLink-PT-06b-CTLFireability-14 19993778 t fired, 323646 attempts, .
41 EF STEQ 193/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 155/354 27/32 ASLink-PT-06b-CTLFireability-15 1721557 m, 11092 m/sec, 12918920 t fired, .
40 EF FNDP 198/3588 0/5 ASLink-PT-06b-CTLFireability-14 20498210 t fired, 332653 attempts, .
41 EF STEQ 198/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 160/354 27/32 ASLink-PT-06b-CTLFireability-15 1777569 m, 11202 m/sec, 13331557 t fired, .
40 EF FNDP 203/3588 0/5 ASLink-PT-06b-CTLFireability-14 21002151 t fired, 341502 attempts, .
41 EF STEQ 203/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 165/354 28/32 ASLink-PT-06b-CTLFireability-15 1836798 m, 11845 m/sec, 13745942 t fired, .
40 EF FNDP 208/3588 0/5 ASLink-PT-06b-CTLFireability-14 21500466 t fired, 350116 attempts, .
41 EF STEQ 208/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 170/354 29/32 ASLink-PT-06b-CTLFireability-15 1891386 m, 10917 m/sec, 14159442 t fired, .
40 EF FNDP 213/3588 0/5 ASLink-PT-06b-CTLFireability-14 21996706 t fired, 358847 attempts, .
41 EF STEQ 213/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 175/354 30/32 ASLink-PT-06b-CTLFireability-15 1945465 m, 10815 m/sec, 14573550 t fired, .
40 EF FNDP 218/3588 0/5 ASLink-PT-06b-CTLFireability-14 22499358 t fired, 367673 attempts, .
41 EF STEQ 218/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 180/354 30/32 ASLink-PT-06b-CTLFireability-15 1999176 m, 10742 m/sec, 14983567 t fired, .
40 EF FNDP 223/3588 0/5 ASLink-PT-06b-CTLFireability-14 22994743 t fired, 376385 attempts, .
41 EF STEQ 223/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 185/354 31/32 ASLink-PT-06b-CTLFireability-15 2052138 m, 10592 m/sec, 15396516 t fired, .
40 EF FNDP 228/3588 0/5 ASLink-PT-06b-CTLFireability-14 23496835 t fired, 385329 attempts, .
41 EF STEQ 228/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 190/354 32/32 ASLink-PT-06b-CTLFireability-15 2101875 m, 9947 m/sec, 15807164 t fired, .
40 EF FNDP 233/3588 0/5 ASLink-PT-06b-CTLFireability-14 23998176 t fired, 394033 attempts, .
41 EF STEQ 233/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 195/354 32/32 ASLink-PT-06b-CTLFireability-15 2150115 m, 9648 m/sec, 16216980 t fired, .
40 EF FNDP 238/3588 0/5 ASLink-PT-06b-CTLFireability-14 24502537 t fired, 403078 attempts, .
41 EF STEQ 238/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 38 (type EXCL) for ASLink-PT-06b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 1 2 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 243/3588 0/5 ASLink-PT-06b-CTLFireability-14 25002168 t fired, 411776 attempts, .
41 EF STEQ 243/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 35 (type EXCL) for 30 ASLink-PT-06b-CTLFireability-14
lola: time limit : 371 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/371 2/32 ASLink-PT-06b-CTLFireability-14 71738 m, 14347 m/sec, 416135 t fired, .
40 EF FNDP 248/3588 0/5 ASLink-PT-06b-CTLFireability-14 25502289 t fired, 420589 attempts, .
41 EF STEQ 248/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/371 3/32 ASLink-PT-06b-CTLFireability-14 127940 m, 11240 m/sec, 836822 t fired, .
40 EF FNDP 253/3588 0/5 ASLink-PT-06b-CTLFireability-14 26001183 t fired, 429556 attempts, .
41 EF STEQ 253/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/371 4/32 ASLink-PT-06b-CTLFireability-14 183317 m, 11075 m/sec, 1256101 t fired, .
40 EF FNDP 258/3588 0/5 ASLink-PT-06b-CTLFireability-14 26491473 t fired, 437737 attempts, .
41 EF STEQ 258/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/371 5/32 ASLink-PT-06b-CTLFireability-14 232433 m, 9823 m/sec, 1676389 t fired, .
40 EF FNDP 263/3588 0/5 ASLink-PT-06b-CTLFireability-14 26983795 t fired, 446520 attempts, .
41 EF STEQ 263/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/371 7/32 ASLink-PT-06b-CTLFireability-14 284784 m, 10470 m/sec, 2095956 t fired, .
40 EF FNDP 268/3588 0/5 ASLink-PT-06b-CTLFireability-14 27483808 t fired, 455168 attempts, .
41 EF STEQ 268/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/371 8/32 ASLink-PT-06b-CTLFireability-14 335204 m, 10084 m/sec, 2517251 t fired, .
40 EF FNDP 273/3588 0/5 ASLink-PT-06b-CTLFireability-14 27986448 t fired, 463863 attempts, .
41 EF STEQ 273/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/371 9/32 ASLink-PT-06b-CTLFireability-14 386355 m, 10230 m/sec, 2938407 t fired, .
40 EF FNDP 278/3588 0/5 ASLink-PT-06b-CTLFireability-14 28486745 t fired, 472614 attempts, .
41 EF STEQ 278/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/371 10/32 ASLink-PT-06b-CTLFireability-14 438053 m, 10339 m/sec, 3359153 t fired, .
40 EF FNDP 283/3588 0/5 ASLink-PT-06b-CTLFireability-14 28994162 t fired, 481427 attempts, .
41 EF STEQ 283/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/371 11/32 ASLink-PT-06b-CTLFireability-14 487264 m, 9842 m/sec, 3778352 t fired, .
40 EF FNDP 288/3588 0/5 ASLink-PT-06b-CTLFireability-14 29491600 t fired, 489930 attempts, .
41 EF STEQ 288/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/371 12/32 ASLink-PT-06b-CTLFireability-14 541937 m, 10934 m/sec, 4198351 t fired, .
40 EF FNDP 293/3588 0/5 ASLink-PT-06b-CTLFireability-14 29991805 t fired, 498852 attempts, .
41 EF STEQ 293/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/371 13/32 ASLink-PT-06b-CTLFireability-14 591135 m, 9839 m/sec, 4617771 t fired, .
40 EF FNDP 298/3588 0/5 ASLink-PT-06b-CTLFireability-14 30490226 t fired, 507308 attempts, .
41 EF STEQ 298/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/371 14/32 ASLink-PT-06b-CTLFireability-14 639819 m, 9736 m/sec, 5034435 t fired, .
40 EF FNDP 303/3588 0/5 ASLink-PT-06b-CTLFireability-14 30989030 t fired, 515770 attempts, .
41 EF STEQ 303/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/371 14/32 ASLink-PT-06b-CTLFireability-14 684171 m, 8870 m/sec, 5451869 t fired, .
40 EF FNDP 308/3588 0/5 ASLink-PT-06b-CTLFireability-14 31487356 t fired, 524469 attempts, .
41 EF STEQ 308/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/371 15/32 ASLink-PT-06b-CTLFireability-14 729662 m, 9098 m/sec, 5871680 t fired, .
40 EF FNDP 313/3588 0/5 ASLink-PT-06b-CTLFireability-14 31988347 t fired, 533215 attempts, .
41 EF STEQ 313/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/371 16/32 ASLink-PT-06b-CTLFireability-14 775126 m, 9092 m/sec, 6289028 t fired, .
40 EF FNDP 318/3588 0/5 ASLink-PT-06b-CTLFireability-14 32492123 t fired, 542331 attempts, .
41 EF STEQ 318/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/371 17/32 ASLink-PT-06b-CTLFireability-14 819012 m, 8777 m/sec, 6708184 t fired, .
40 EF FNDP 323/3588 0/5 ASLink-PT-06b-CTLFireability-14 32997751 t fired, 551479 attempts, .
41 EF STEQ 323/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/371 18/32 ASLink-PT-06b-CTLFireability-14 866182 m, 9434 m/sec, 7129899 t fired, .
40 EF FNDP 328/3588 0/5 ASLink-PT-06b-CTLFireability-14 33500997 t fired, 560043 attempts, .
41 EF STEQ 328/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/371 19/32 ASLink-PT-06b-CTLFireability-14 910010 m, 8765 m/sec, 7544289 t fired, .
40 EF FNDP 333/3588 0/5 ASLink-PT-06b-CTLFireability-14 34001986 t fired, 568889 attempts, .
41 EF STEQ 333/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 95/371 20/32 ASLink-PT-06b-CTLFireability-14 958113 m, 9620 m/sec, 7960877 t fired, .
40 EF FNDP 338/3588 0/5 ASLink-PT-06b-CTLFireability-14 34498558 t fired, 577673 attempts, .
41 EF STEQ 338/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 100/371 21/32 ASLink-PT-06b-CTLFireability-14 1007502 m, 9877 m/sec, 8379763 t fired, .
40 EF FNDP 343/3588 0/5 ASLink-PT-06b-CTLFireability-14 35000717 t fired, 586340 attempts, .
41 EF STEQ 343/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 105/371 22/32 ASLink-PT-06b-CTLFireability-14 1056796 m, 9858 m/sec, 8796345 t fired, .
40 EF FNDP 348/3588 0/5 ASLink-PT-06b-CTLFireability-14 35505352 t fired, 595100 attempts, .
41 EF STEQ 348/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 110/371 23/32 ASLink-PT-06b-CTLFireability-14 1112137 m, 11068 m/sec, 9219043 t fired, .
40 EF FNDP 353/3588 0/5 ASLink-PT-06b-CTLFireability-14 36005549 t fired, 603736 attempts, .
41 EF STEQ 353/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 115/371 24/32 ASLink-PT-06b-CTLFireability-14 1161884 m, 9949 m/sec, 9640061 t fired, .
40 EF FNDP 358/3588 0/5 ASLink-PT-06b-CTLFireability-14 36509327 t fired, 612399 attempts, .
41 EF STEQ 358/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 120/371 25/32 ASLink-PT-06b-CTLFireability-14 1211088 m, 9840 m/sec, 10055842 t fired, .
40 EF FNDP 363/3588 0/5 ASLink-PT-06b-CTLFireability-14 37009360 t fired, 621183 attempts, .
41 EF STEQ 363/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 125/371 25/32 ASLink-PT-06b-CTLFireability-14 1256254 m, 9033 m/sec, 10472025 t fired, .
40 EF FNDP 368/3588 0/5 ASLink-PT-06b-CTLFireability-14 37514782 t fired, 630272 attempts, .
41 EF STEQ 368/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 130/371 26/32 ASLink-PT-06b-CTLFireability-14 1299717 m, 8692 m/sec, 10886808 t fired, .
40 EF FNDP 373/3588 0/5 ASLink-PT-06b-CTLFireability-14 38019121 t fired, 638986 attempts, .
41 EF STEQ 373/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 135/371 27/32 ASLink-PT-06b-CTLFireability-14 1346937 m, 9444 m/sec, 11303876 t fired, .
40 EF FNDP 378/3588 0/5 ASLink-PT-06b-CTLFireability-14 38513377 t fired, 647651 attempts, .
41 EF STEQ 378/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 140/371 28/32 ASLink-PT-06b-CTLFireability-14 1390197 m, 8652 m/sec, 11718602 t fired, .
40 EF FNDP 383/3588 0/5 ASLink-PT-06b-CTLFireability-14 39013905 t fired, 656333 attempts, .
41 EF STEQ 383/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 145/371 29/32 ASLink-PT-06b-CTLFireability-14 1436350 m, 9230 m/sec, 12135474 t fired, .
40 EF FNDP 388/3588 0/5 ASLink-PT-06b-CTLFireability-14 39510889 t fired, 664930 attempts, .
41 EF STEQ 388/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 150/371 30/32 ASLink-PT-06b-CTLFireability-14 1481774 m, 9084 m/sec, 12553180 t fired, .
40 EF FNDP 393/3588 0/5 ASLink-PT-06b-CTLFireability-14 40008470 t fired, 673423 attempts, .
41 EF STEQ 393/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 155/371 31/32 ASLink-PT-06b-CTLFireability-14 1525360 m, 8717 m/sec, 12969848 t fired, .
40 EF FNDP 398/3588 0/5 ASLink-PT-06b-CTLFireability-14 40508289 t fired, 682257 attempts, .
41 EF STEQ 398/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 160/371 31/32 ASLink-PT-06b-CTLFireability-14 1573249 m, 9577 m/sec, 13387972 t fired, .
40 EF FNDP 403/3588 0/5 ASLink-PT-06b-CTLFireability-14 40999361 t fired, 690619 attempts, .
41 EF STEQ 403/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 3 0 3 0 1 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 165/371 32/32 ASLink-PT-06b-CTLFireability-14 1618494 m, 9049 m/sec, 13807256 t fired, .
40 EF FNDP 408/3588 0/5 ASLink-PT-06b-CTLFireability-14 41501981 t fired, 699379 attempts, .
41 EF STEQ 408/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 35 (type EXCL) for ASLink-PT-06b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 413/3588 0/5 ASLink-PT-06b-CTLFireability-14 41999278 t fired, 708002 attempts, .
41 EF STEQ 413/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 25 (type EXCL) for 24 ASLink-PT-06b-CTLFireability-12
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/396 3/32 ASLink-PT-06b-CTLFireability-12 89842 m, 17968 m/sec, 407612 t fired, .
40 EF FNDP 418/3588 0/5 ASLink-PT-06b-CTLFireability-14 42500140 t fired, 716780 attempts, .
41 EF STEQ 418/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/396 4/32 ASLink-PT-06b-CTLFireability-12 164643 m, 14960 m/sec, 817155 t fired, .
40 EF FNDP 423/3588 0/5 ASLink-PT-06b-CTLFireability-14 42998783 t fired, 725380 attempts, .
41 EF STEQ 423/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/396 5/32 ASLink-PT-06b-CTLFireability-12 230464 m, 13164 m/sec, 1231770 t fired, .
40 EF FNDP 428/3588 0/5 ASLink-PT-06b-CTLFireability-14 43502126 t fired, 734079 attempts, .
41 EF STEQ 428/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/396 6/32 ASLink-PT-06b-CTLFireability-12 297652 m, 13437 m/sec, 1641710 t fired, .
40 EF FNDP 433/3588 0/5 ASLink-PT-06b-CTLFireability-14 44004809 t fired, 743092 attempts, .
41 EF STEQ 433/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/396 7/32 ASLink-PT-06b-CTLFireability-12 363104 m, 13090 m/sec, 2053025 t fired, .
40 EF FNDP 438/3588 0/5 ASLink-PT-06b-CTLFireability-14 44505460 t fired, 751842 attempts, .
41 EF STEQ 438/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/396 8/32 ASLink-PT-06b-CTLFireability-12 430190 m, 13417 m/sec, 2465325 t fired, .
40 EF FNDP 443/3588 0/5 ASLink-PT-06b-CTLFireability-14 45005676 t fired, 760414 attempts, .
41 EF STEQ 443/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/396 9/32 ASLink-PT-06b-CTLFireability-12 493225 m, 12607 m/sec, 2877447 t fired, .
40 EF FNDP 448/3588 0/5 ASLink-PT-06b-CTLFireability-14 45503147 t fired, 769149 attempts, .
41 EF STEQ 448/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/396 10/32 ASLink-PT-06b-CTLFireability-12 555105 m, 12376 m/sec, 3288486 t fired, .
40 EF FNDP 453/3588 0/5 ASLink-PT-06b-CTLFireability-14 45995229 t fired, 777678 attempts, .
41 EF STEQ 453/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/396 10/32 ASLink-PT-06b-CTLFireability-12 617475 m, 12474 m/sec, 3697622 t fired, .
40 EF FNDP 458/3588 0/5 ASLink-PT-06b-CTLFireability-14 46491373 t fired, 786276 attempts, .
41 EF STEQ 458/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/396 11/32 ASLink-PT-06b-CTLFireability-12 678333 m, 12171 m/sec, 4109898 t fired, .
40 EF FNDP 463/3588 0/5 ASLink-PT-06b-CTLFireability-14 46991304 t fired, 795047 attempts, .
41 EF STEQ 463/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/396 12/32 ASLink-PT-06b-CTLFireability-12 734230 m, 11179 m/sec, 4518746 t fired, .
40 EF FNDP 468/3588 0/5 ASLink-PT-06b-CTLFireability-14 47488465 t fired, 803831 attempts, .
41 EF STEQ 468/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/396 13/32 ASLink-PT-06b-CTLFireability-12 789720 m, 11098 m/sec, 4929596 t fired, .
40 EF FNDP 473/3588 0/5 ASLink-PT-06b-CTLFireability-14 47990528 t fired, 812456 attempts, .
41 EF STEQ 473/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/396 13/32 ASLink-PT-06b-CTLFireability-12 845217 m, 11099 m/sec, 5335072 t fired, .
40 EF FNDP 478/3588 0/5 ASLink-PT-06b-CTLFireability-14 48484865 t fired, 820996 attempts, .
41 EF STEQ 478/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 70/396 14/32 ASLink-PT-06b-CTLFireability-12 898964 m, 10749 m/sec, 5743753 t fired, .
40 EF FNDP 483/3588 0/5 ASLink-PT-06b-CTLFireability-14 48977722 t fired, 829421 attempts, .
41 EF STEQ 483/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 75/396 15/32 ASLink-PT-06b-CTLFireability-12 948114 m, 9830 m/sec, 6150685 t fired, .
40 EF FNDP 488/3588 0/5 ASLink-PT-06b-CTLFireability-14 49475922 t fired, 838180 attempts, .
41 EF STEQ 488/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 80/396 16/32 ASLink-PT-06b-CTLFireability-12 1016324 m, 13642 m/sec, 6564410 t fired, .
40 EF FNDP 493/3588 0/5 ASLink-PT-06b-CTLFireability-14 49974961 t fired, 847150 attempts, .
41 EF STEQ 493/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 85/396 17/32 ASLink-PT-06b-CTLFireability-12 1078610 m, 12457 m/sec, 6979142 t fired, .
40 EF FNDP 498/3588 0/5 ASLink-PT-06b-CTLFireability-14 50473553 t fired, 855697 attempts, .
41 EF STEQ 498/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 90/396 17/32 ASLink-PT-06b-CTLFireability-12 1134571 m, 11192 m/sec, 7394950 t fired, .
40 EF FNDP 503/3588 0/5 ASLink-PT-06b-CTLFireability-14 50973266 t fired, 864148 attempts, .
41 EF STEQ 503/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 95/396 18/32 ASLink-PT-06b-CTLFireability-12 1193936 m, 11873 m/sec, 7807996 t fired, .
40 EF FNDP 508/3588 0/5 ASLink-PT-06b-CTLFireability-14 51469929 t fired, 872890 attempts, .
41 EF STEQ 508/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 100/396 19/32 ASLink-PT-06b-CTLFireability-12 1249285 m, 11069 m/sec, 8219562 t fired, .
40 EF FNDP 513/3588 0/5 ASLink-PT-06b-CTLFireability-14 51964930 t fired, 881533 attempts, .
41 EF STEQ 513/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 105/396 20/32 ASLink-PT-06b-CTLFireability-12 1300253 m, 10193 m/sec, 8632424 t fired, .
40 EF FNDP 518/3588 0/5 ASLink-PT-06b-CTLFireability-14 52463306 t fired, 890294 attempts, .
41 EF STEQ 518/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 110/396 20/32 ASLink-PT-06b-CTLFireability-12 1352965 m, 10542 m/sec, 9048508 t fired, .
40 EF FNDP 523/3588 0/5 ASLink-PT-06b-CTLFireability-14 52960042 t fired, 898958 attempts, .
41 EF STEQ 523/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 115/396 22/32 ASLink-PT-06b-CTLFireability-12 1425382 m, 14483 m/sec, 9457460 t fired, .
40 EF FNDP 528/3588 0/5 ASLink-PT-06b-CTLFireability-14 53453099 t fired, 907610 attempts, .
41 EF STEQ 528/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 120/396 23/32 ASLink-PT-06b-CTLFireability-12 1504300 m, 15783 m/sec, 9867838 t fired, .
40 EF FNDP 533/3588 0/5 ASLink-PT-06b-CTLFireability-14 53947787 t fired, 916176 attempts, .
41 EF STEQ 533/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 125/396 24/32 ASLink-PT-06b-CTLFireability-12 1575602 m, 14260 m/sec, 10280773 t fired, .
40 EF FNDP 538/3588 0/5 ASLink-PT-06b-CTLFireability-14 54444520 t fired, 924631 attempts, .
41 EF STEQ 538/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 130/396 25/32 ASLink-PT-06b-CTLFireability-12 1638260 m, 12531 m/sec, 10688083 t fired, .
40 EF FNDP 543/3588 0/5 ASLink-PT-06b-CTLFireability-14 54942615 t fired, 933390 attempts, .
41 EF STEQ 543/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 135/396 26/32 ASLink-PT-06b-CTLFireability-12 1705176 m, 13383 m/sec, 11099497 t fired, .
40 EF FNDP 548/3588 0/5 ASLink-PT-06b-CTLFireability-14 55438667 t fired, 941954 attempts, .
41 EF STEQ 548/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 140/396 27/32 ASLink-PT-06b-CTLFireability-12 1769523 m, 12869 m/sec, 11507590 t fired, .
40 EF FNDP 553/3588 0/5 ASLink-PT-06b-CTLFireability-14 55930635 t fired, 950661 attempts, .
41 EF STEQ 553/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 145/396 28/32 ASLink-PT-06b-CTLFireability-12 1838015 m, 13698 m/sec, 11918204 t fired, .
40 EF FNDP 558/3588 0/5 ASLink-PT-06b-CTLFireability-14 56428326 t fired, 959407 attempts, .
41 EF STEQ 558/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 150/396 29/32 ASLink-PT-06b-CTLFireability-12 1899494 m, 12295 m/sec, 12329063 t fired, .
40 EF FNDP 563/3588 0/5 ASLink-PT-06b-CTLFireability-14 56929028 t fired, 968118 attempts, .
41 EF STEQ 563/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 155/396 30/32 ASLink-PT-06b-CTLFireability-12 1960959 m, 12293 m/sec, 12737905 t fired, .
40 EF FNDP 568/3588 0/5 ASLink-PT-06b-CTLFireability-14 57429682 t fired, 976774 attempts, .
41 EF STEQ 568/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 160/396 31/32 ASLink-PT-06b-CTLFireability-12 2024102 m, 12628 m/sec, 13149303 t fired, .
40 EF FNDP 573/3588 0/5 ASLink-PT-06b-CTLFireability-14 57929253 t fired, 985432 attempts, .
41 EF STEQ 573/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 165/396 31/32 ASLink-PT-06b-CTLFireability-12 2080926 m, 11364 m/sec, 13561045 t fired, .
40 EF FNDP 578/3588 0/5 ASLink-PT-06b-CTLFireability-14 58428045 t fired, 994209 attempts, .
41 EF STEQ 578/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 170/396 32/32 ASLink-PT-06b-CTLFireability-12 2137951 m, 11405 m/sec, 13967306 t fired, .
40 EF FNDP 583/3588 0/5 ASLink-PT-06b-CTLFireability-14 58919356 t fired, 1002669 attempts, .
41 EF STEQ 583/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 25 (type EXCL) for ASLink-PT-06b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 588/3588 0/5 ASLink-PT-06b-CTLFireability-14 59418295 t fired, 1011388 attempts, .
41 EF STEQ 588/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 22 (type EXCL) for 21 ASLink-PT-06b-CTLFireability-11
lola: time limit : 428 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/428 3/32 ASLink-PT-06b-CTLFireability-11 89477 m, 17895 m/sec, 405652 t fired, .
40 EF FNDP 593/3588 0/5 ASLink-PT-06b-CTLFireability-14 59919483 t fired, 1020016 attempts, .
41 EF STEQ 593/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/428 4/32 ASLink-PT-06b-CTLFireability-11 164997 m, 15104 m/sec, 819317 t fired, .
40 EF FNDP 598/3588 0/5 ASLink-PT-06b-CTLFireability-14 60414443 t fired, 1028662 attempts, .
41 EF STEQ 598/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/428 5/32 ASLink-PT-06b-CTLFireability-11 230734 m, 13147 m/sec, 1233359 t fired, .
40 EF FNDP 603/3588 0/5 ASLink-PT-06b-CTLFireability-14 60915821 t fired, 1037443 attempts, .
41 EF STEQ 603/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/428 6/32 ASLink-PT-06b-CTLFireability-11 299021 m, 13657 m/sec, 1648512 t fired, .
40 EF FNDP 608/3588 0/5 ASLink-PT-06b-CTLFireability-14 61413942 t fired, 1046184 attempts, .
41 EF STEQ 608/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/428 7/32 ASLink-PT-06b-CTLFireability-11 364563 m, 13108 m/sec, 2061170 t fired, .
40 EF FNDP 613/3588 0/5 ASLink-PT-06b-CTLFireability-14 61911840 t fired, 1054934 attempts, .
41 EF STEQ 613/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/428 8/32 ASLink-PT-06b-CTLFireability-11 431255 m, 13338 m/sec, 2472165 t fired, .
40 EF FNDP 618/3588 0/5 ASLink-PT-06b-CTLFireability-14 62408957 t fired, 1063582 attempts, .
41 EF STEQ 618/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/428 9/32 ASLink-PT-06b-CTLFireability-11 494050 m, 12559 m/sec, 2883714 t fired, .
40 EF FNDP 623/3588 0/5 ASLink-PT-06b-CTLFireability-14 62905675 t fired, 1072384 attempts, .
41 EF STEQ 623/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/428 10/32 ASLink-PT-06b-CTLFireability-11 556729 m, 12535 m/sec, 3296926 t fired, .
40 EF FNDP 628/3588 0/5 ASLink-PT-06b-CTLFireability-14 63405757 t fired, 1081231 attempts, .
41 EF STEQ 628/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/428 10/32 ASLink-PT-06b-CTLFireability-11 618002 m, 12254 m/sec, 3701217 t fired, .
40 EF FNDP 633/3588 0/5 ASLink-PT-06b-CTLFireability-14 63906683 t fired, 1089905 attempts, .
41 EF STEQ 633/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/428 11/32 ASLink-PT-06b-CTLFireability-11 679236 m, 12246 m/sec, 4116832 t fired, .
40 EF FNDP 638/3588 0/5 ASLink-PT-06b-CTLFireability-14 64408112 t fired, 1098738 attempts, .
41 EF STEQ 638/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/428 12/32 ASLink-PT-06b-CTLFireability-11 735866 m, 11326 m/sec, 4528492 t fired, .
40 EF FNDP 643/3588 0/5 ASLink-PT-06b-CTLFireability-14 64908267 t fired, 1107468 attempts, .
41 EF STEQ 643/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/428 13/32 ASLink-PT-06b-CTLFireability-11 791255 m, 11077 m/sec, 4941619 t fired, .
40 EF FNDP 648/3588 0/5 ASLink-PT-06b-CTLFireability-14 65407731 t fired, 1116121 attempts, .
41 EF STEQ 648/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/428 13/32 ASLink-PT-06b-CTLFireability-11 848137 m, 11376 m/sec, 5357221 t fired, .
40 EF FNDP 653/3588 0/5 ASLink-PT-06b-CTLFireability-14 65909997 t fired, 1124941 attempts, .
41 EF STEQ 653/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/428 14/32 ASLink-PT-06b-CTLFireability-11 902418 m, 10856 m/sec, 5769318 t fired, .
40 EF FNDP 658/3588 0/5 ASLink-PT-06b-CTLFireability-14 66408067 t fired, 1133604 attempts, .
41 EF STEQ 658/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/428 15/32 ASLink-PT-06b-CTLFireability-11 951841 m, 9884 m/sec, 6182722 t fired, .
40 EF FNDP 663/3588 0/5 ASLink-PT-06b-CTLFireability-14 66909819 t fired, 1142393 attempts, .
41 EF STEQ 663/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/428 16/32 ASLink-PT-06b-CTLFireability-11 1021946 m, 14021 m/sec, 6601777 t fired, .
40 EF FNDP 668/3588 0/5 ASLink-PT-06b-CTLFireability-14 67411425 t fired, 1151062 attempts, .
41 EF STEQ 668/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/428 17/32 ASLink-PT-06b-CTLFireability-11 1084059 m, 12422 m/sec, 7018644 t fired, .
40 EF FNDP 673/3588 0/5 ASLink-PT-06b-CTLFireability-14 67909335 t fired, 1159757 attempts, .
41 EF STEQ 673/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/428 17/32 ASLink-PT-06b-CTLFireability-11 1139744 m, 11137 m/sec, 7433216 t fired, .
40 EF FNDP 678/3588 0/5 ASLink-PT-06b-CTLFireability-14 68411305 t fired, 1168702 attempts, .
41 EF STEQ 678/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 96/428 18/32 ASLink-PT-06b-CTLFireability-11 1200163 m, 12083 m/sec, 7851096 t fired, .
40 EF FNDP 684/3588 0/5 ASLink-PT-06b-CTLFireability-14 68910673 t fired, 1177186 attempts, .
41 EF STEQ 684/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 101/428 19/32 ASLink-PT-06b-CTLFireability-11 1255492 m, 11065 m/sec, 8266119 t fired, .
40 EF FNDP 689/3588 0/5 ASLink-PT-06b-CTLFireability-14 69406467 t fired, 1185879 attempts, .
41 EF STEQ 689/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 106/428 20/32 ASLink-PT-06b-CTLFireability-11 1305702 m, 10042 m/sec, 8679622 t fired, .
40 EF FNDP 694/3588 0/5 ASLink-PT-06b-CTLFireability-14 69905365 t fired, 1194429 attempts, .
41 EF STEQ 694/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 111/428 20/32 ASLink-PT-06b-CTLFireability-11 1359201 m, 10699 m/sec, 9096422 t fired, .
40 EF FNDP 699/3588 0/5 ASLink-PT-06b-CTLFireability-14 70407116 t fired, 1203374 attempts, .
41 EF STEQ 699/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 116/428 22/32 ASLink-PT-06b-CTLFireability-11 1437702 m, 15700 m/sec, 9510379 t fired, .
40 EF FNDP 704/3588 0/5 ASLink-PT-06b-CTLFireability-14 70913608 t fired, 1212500 attempts, .
41 EF STEQ 704/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 121/428 23/32 ASLink-PT-06b-CTLFireability-11 1514603 m, 15380 m/sec, 9923334 t fired, .
40 EF FNDP 709/3588 0/5 ASLink-PT-06b-CTLFireability-14 71412397 t fired, 1221209 attempts, .
41 EF STEQ 709/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 126/428 24/32 ASLink-PT-06b-CTLFireability-11 1584946 m, 14068 m/sec, 10337466 t fired, .
40 EF FNDP 714/3588 0/5 ASLink-PT-06b-CTLFireability-14 71911280 t fired, 1229912 attempts, .
41 EF STEQ 714/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 131/428 26/32 ASLink-PT-06b-CTLFireability-11 1650530 m, 13116 m/sec, 10750189 t fired, .
40 EF FNDP 719/3588 0/5 ASLink-PT-06b-CTLFireability-14 72414949 t fired, 1238884 attempts, .
41 EF STEQ 719/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 136/428 26/32 ASLink-PT-06b-CTLFireability-11 1715993 m, 13092 m/sec, 11163020 t fired, .
40 EF FNDP 724/3588 0/5 ASLink-PT-06b-CTLFireability-14 72917107 t fired, 1248084 attempts, .
41 EF STEQ 724/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 141/428 27/32 ASLink-PT-06b-CTLFireability-11 1781181 m, 13037 m/sec, 11575140 t fired, .
40 EF FNDP 729/3588 0/5 ASLink-PT-06b-CTLFireability-14 73414139 t fired, 1256779 attempts, .
41 EF STEQ 729/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 146/428 28/32 ASLink-PT-06b-CTLFireability-11 1849299 m, 13623 m/sec, 11988591 t fired, .
40 EF FNDP 734/3588 0/5 ASLink-PT-06b-CTLFireability-14 73915219 t fired, 1265547 attempts, .
41 EF STEQ 734/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 151/428 29/32 ASLink-PT-06b-CTLFireability-11 1911608 m, 12461 m/sec, 12401450 t fired, .
40 EF FNDP 739/3588 0/5 ASLink-PT-06b-CTLFireability-14 74418174 t fired, 1274455 attempts, .
41 EF STEQ 739/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 156/428 30/32 ASLink-PT-06b-CTLFireability-11 1973048 m, 12288 m/sec, 12812691 t fired, .
40 EF FNDP 744/3588 0/5 ASLink-PT-06b-CTLFireability-14 74917891 t fired, 1283100 attempts, .
41 EF STEQ 744/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 161/428 31/32 ASLink-PT-06b-CTLFireability-11 2035644 m, 12519 m/sec, 13226483 t fired, .
40 EF FNDP 749/3588 0/5 ASLink-PT-06b-CTLFireability-14 75419935 t fired, 1291869 attempts, .
41 EF STEQ 749/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 166/428 32/32 ASLink-PT-06b-CTLFireability-11 2092579 m, 11387 m/sec, 13638935 t fired, .
40 EF FNDP 754/3588 0/5 ASLink-PT-06b-CTLFireability-14 75918413 t fired, 1300512 attempts, .
41 EF STEQ 754/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 171/428 32/32 ASLink-PT-06b-CTLFireability-11 2147729 m, 11030 m/sec, 14047153 t fired, .
40 EF FNDP 759/3588 0/5 ASLink-PT-06b-CTLFireability-14 76423634 t fired, 1309424 attempts, .
41 EF STEQ 759/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 22 (type EXCL) for ASLink-PT-06b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 764/3588 0/5 ASLink-PT-06b-CTLFireability-14 76924853 t fired, 1318160 attempts, .
41 EF STEQ 764/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 10 (type EXCL) for 9 ASLink-PT-06b-CTLFireability-05
lola: time limit : 470 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/470 3/32 ASLink-PT-06b-CTLFireability-05 90186 m, 18037 m/sec, 410211 t fired, .
40 EF FNDP 769/3588 0/5 ASLink-PT-06b-CTLFireability-14 77427248 t fired, 1326955 attempts, .
41 EF STEQ 769/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/470 4/32 ASLink-PT-06b-CTLFireability-05 166253 m, 15213 m/sec, 826986 t fired, .
40 EF FNDP 774/3588 0/5 ASLink-PT-06b-CTLFireability-14 77929373 t fired, 1335731 attempts, .
41 EF STEQ 774/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/470 5/32 ASLink-PT-06b-CTLFireability-05 232560 m, 13261 m/sec, 1245167 t fired, .
40 EF FNDP 779/3588 0/5 ASLink-PT-06b-CTLFireability-14 78428256 t fired, 1344267 attempts, .
41 EF STEQ 779/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/470 6/32 ASLink-PT-06b-CTLFireability-05 301460 m, 13780 m/sec, 1662027 t fired, .
40 EF FNDP 784/3588 0/5 ASLink-PT-06b-CTLFireability-14 78927536 t fired, 1352908 attempts, .
41 EF STEQ 784/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/470 7/32 ASLink-PT-06b-CTLFireability-05 367253 m, 13158 m/sec, 2077962 t fired, .
40 EF FNDP 789/3588 0/5 ASLink-PT-06b-CTLFireability-14 79427488 t fired, 1361552 attempts, .
41 EF STEQ 789/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/470 8/32 ASLink-PT-06b-CTLFireability-05 434108 m, 13371 m/sec, 2489277 t fired, .
40 EF FNDP 794/3588 0/5 ASLink-PT-06b-CTLFireability-14 79924767 t fired, 1370173 attempts, .
41 EF STEQ 794/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/470 9/32 ASLink-PT-06b-CTLFireability-05 497593 m, 12697 m/sec, 2904446 t fired, .
40 EF FNDP 799/3588 0/5 ASLink-PT-06b-CTLFireability-14 80422590 t fired, 1378802 attempts, .
41 EF STEQ 799/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/470 10/32 ASLink-PT-06b-CTLFireability-05 560438 m, 12569 m/sec, 3319654 t fired, .
40 EF FNDP 804/3588 0/5 ASLink-PT-06b-CTLFireability-14 80920014 t fired, 1387607 attempts, .
41 EF STEQ 804/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/470 10/32 ASLink-PT-06b-CTLFireability-05 623029 m, 12518 m/sec, 3733971 t fired, .
40 EF FNDP 809/3588 0/5 ASLink-PT-06b-CTLFireability-14 81422417 t fired, 1396376 attempts, .
41 EF STEQ 809/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/470 11/32 ASLink-PT-06b-CTLFireability-05 683095 m, 12013 m/sec, 4148092 t fired, .
40 EF FNDP 814/3588 0/5 ASLink-PT-06b-CTLFireability-14 81924789 t fired, 1405151 attempts, .
41 EF STEQ 814/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/470 12/32 ASLink-PT-06b-CTLFireability-05 739951 m, 11371 m/sec, 4557732 t fired, .
40 EF FNDP 819/3588 0/5 ASLink-PT-06b-CTLFireability-14 82421390 t fired, 1413727 attempts, .
41 EF STEQ 819/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/470 13/32 ASLink-PT-06b-CTLFireability-05 795074 m, 11024 m/sec, 4970050 t fired, .
40 EF FNDP 824/3588 0/5 ASLink-PT-06b-CTLFireability-14 82918567 t fired, 1422257 attempts, .
41 EF STEQ 824/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/470 13/32 ASLink-PT-06b-CTLFireability-05 851709 m, 11327 m/sec, 5385391 t fired, .
40 EF FNDP 829/3588 0/5 ASLink-PT-06b-CTLFireability-14 83418213 t fired, 1431096 attempts, .
41 EF STEQ 829/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/470 14/32 ASLink-PT-06b-CTLFireability-05 906175 m, 10893 m/sec, 5800593 t fired, .
40 EF FNDP 834/3588 0/5 ASLink-PT-06b-CTLFireability-14 83916761 t fired, 1439688 attempts, .
41 EF STEQ 834/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/470 15/32 ASLink-PT-06b-CTLFireability-05 958306 m, 10426 m/sec, 6214866 t fired, .
40 EF FNDP 839/3588 0/5 ASLink-PT-06b-CTLFireability-14 84418706 t fired, 1448476 attempts, .
41 EF STEQ 839/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/470 16/32 ASLink-PT-06b-CTLFireability-05 1026366 m, 13612 m/sec, 6633435 t fired, .
40 EF FNDP 844/3588 0/5 ASLink-PT-06b-CTLFireability-14 84918555 t fired, 1457383 attempts, .
41 EF STEQ 844/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/470 17/32 ASLink-PT-06b-CTLFireability-05 1088176 m, 12362 m/sec, 7051591 t fired, .
40 EF FNDP 849/3588 0/5 ASLink-PT-06b-CTLFireability-14 85421138 t fired, 1466145 attempts, .
41 EF STEQ 849/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/470 18/32 ASLink-PT-06b-CTLFireability-05 1145630 m, 11490 m/sec, 7470640 t fired, .
40 EF FNDP 854/3588 0/5 ASLink-PT-06b-CTLFireability-14 85921288 t fired, 1474977 attempts, .
41 EF STEQ 854/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/470 18/32 ASLink-PT-06b-CTLFireability-05 1205271 m, 11928 m/sec, 7888749 t fired, .
40 EF FNDP 859/3588 0/5 ASLink-PT-06b-CTLFireability-14 86421812 t fired, 1483641 attempts, .
41 EF STEQ 859/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/470 19/32 ASLink-PT-06b-CTLFireability-05 1260409 m, 11027 m/sec, 8307269 t fired, .
40 EF FNDP 864/3588 0/5 ASLink-PT-06b-CTLFireability-14 86917948 t fired, 1492100 attempts, .
41 EF STEQ 864/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/470 20/32 ASLink-PT-06b-CTLFireability-05 1310617 m, 10041 m/sec, 8724317 t fired, .
40 EF FNDP 869/3588 0/5 ASLink-PT-06b-CTLFireability-14 87425400 t fired, 1501259 attempts, .
41 EF STEQ 869/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/470 20/32 ASLink-PT-06b-CTLFireability-05 1365983 m, 11073 m/sec, 9145506 t fired, .
40 EF FNDP 874/3588 0/5 ASLink-PT-06b-CTLFireability-14 87931431 t fired, 1510308 attempts, .
41 EF STEQ 874/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 115/470 22/32 ASLink-PT-06b-CTLFireability-05 1447492 m, 16301 m/sec, 9558832 t fired, .
40 EF FNDP 879/3588 0/5 ASLink-PT-06b-CTLFireability-14 88434045 t fired, 1519259 attempts, .
41 EF STEQ 879/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 120/470 24/32 ASLink-PT-06b-CTLFireability-05 1523904 m, 15282 m/sec, 9972728 t fired, .
40 EF FNDP 884/3588 0/5 ASLink-PT-06b-CTLFireability-14 88933959 t fired, 1527914 attempts, .
41 EF STEQ 884/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 125/470 25/32 ASLink-PT-06b-CTLFireability-05 1591953 m, 13609 m/sec, 10385607 t fired, .
40 EF FNDP 889/3588 0/5 ASLink-PT-06b-CTLFireability-14 89431394 t fired, 1536579 attempts, .
41 EF STEQ 889/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 130/470 26/32 ASLink-PT-06b-CTLFireability-05 1658603 m, 13330 m/sec, 10796783 t fired, .
40 EF FNDP 894/3588 0/5 ASLink-PT-06b-CTLFireability-14 89931855 t fired, 1545366 attempts, .
41 EF STEQ 894/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 135/470 27/32 ASLink-PT-06b-CTLFireability-05 1723510 m, 12981 m/sec, 11209956 t fired, .
40 EF FNDP 899/3588 0/5 ASLink-PT-06b-CTLFireability-14 90435457 t fired, 1554440 attempts, .
41 EF STEQ 899/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 140/470 27/32 ASLink-PT-06b-CTLFireability-05 1790449 m, 13387 m/sec, 11623109 t fired, .
40 EF FNDP 904/3588 0/5 ASLink-PT-06b-CTLFireability-14 90934932 t fired, 1563117 attempts, .
41 EF STEQ 904/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 145/470 28/32 ASLink-PT-06b-CTLFireability-05 1856256 m, 13161 m/sec, 12036527 t fired, .
40 EF FNDP 909/3588 0/5 ASLink-PT-06b-CTLFireability-14 91438664 t fired, 1571947 attempts, .
41 EF STEQ 909/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 150/470 29/32 ASLink-PT-06b-CTLFireability-05 1918742 m, 12497 m/sec, 12449772 t fired, .
40 EF FNDP 914/3588 0/5 ASLink-PT-06b-CTLFireability-14 91940437 t fired, 1580675 attempts, .
41 EF STEQ 914/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 155/470 30/32 ASLink-PT-06b-CTLFireability-05 1980051 m, 12261 m/sec, 12858376 t fired, .
40 EF FNDP 919/3588 0/5 ASLink-PT-06b-CTLFireability-14 92439463 t fired, 1589366 attempts, .
41 EF STEQ 919/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 160/470 31/32 ASLink-PT-06b-CTLFireability-05 2040879 m, 12165 m/sec, 13265093 t fired, .
40 EF FNDP 924/3588 0/5 ASLink-PT-06b-CTLFireability-14 92936860 t fired, 1598081 attempts, .
41 EF STEQ 924/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 165/470 32/32 ASLink-PT-06b-CTLFireability-05 2096425 m, 11109 m/sec, 13671046 t fired, .
40 EF FNDP 929/3588 0/5 ASLink-PT-06b-CTLFireability-14 93432941 t fired, 1606806 attempts, .
41 EF STEQ 929/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 170/470 32/32 ASLink-PT-06b-CTLFireability-05 2150982 m, 10911 m/sec, 14075442 t fired, .
40 EF FNDP 934/3588 0/5 ASLink-PT-06b-CTLFireability-14 93933689 t fired, 1615642 attempts, .
41 EF STEQ 934/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 10 (type EXCL) for ASLink-PT-06b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 939/3588 0/5 ASLink-PT-06b-CTLFireability-14 94434961 t fired, 1624524 attempts, .
41 EF STEQ 939/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 7 (type EXCL) for 6 ASLink-PT-06b-CTLFireability-04
lola: time limit : 529 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/529 3/32 ASLink-PT-06b-CTLFireability-04 88251 m, 17650 m/sec, 397727 t fired, .
40 EF FNDP 944/3588 0/5 ASLink-PT-06b-CTLFireability-14 94937466 t fired, 1633326 attempts, .
41 EF STEQ 944/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/529 4/32 ASLink-PT-06b-CTLFireability-04 161619 m, 14673 m/sec, 800371 t fired, .
40 EF FNDP 949/3588 0/5 ASLink-PT-06b-CTLFireability-14 95433202 t fired, 1642029 attempts, .
41 EF STEQ 949/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/529 5/32 ASLink-PT-06b-CTLFireability-04 226001 m, 12876 m/sec, 1201578 t fired, .
40 EF FNDP 954/3588 0/5 ASLink-PT-06b-CTLFireability-14 95929130 t fired, 1650537 attempts, .
41 EF STEQ 954/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/529 6/32 ASLink-PT-06b-CTLFireability-04 290912 m, 12982 m/sec, 1599154 t fired, .
40 EF FNDP 959/3588 0/5 ASLink-PT-06b-CTLFireability-14 96427902 t fired, 1659216 attempts, .
41 EF STEQ 959/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/529 7/32 ASLink-PT-06b-CTLFireability-04 353314 m, 12480 m/sec, 1995070 t fired, .
40 EF FNDP 964/3588 0/5 ASLink-PT-06b-CTLFireability-14 96920178 t fired, 1667596 attempts, .
41 EF STEQ 964/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/529 8/32 ASLink-PT-06b-CTLFireability-04 418837 m, 13104 m/sec, 2395250 t fired, .
40 EF FNDP 969/3588 0/5 ASLink-PT-06b-CTLFireability-14 97417096 t fired, 1676194 attempts, .
41 EF STEQ 969/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/529 9/32 ASLink-PT-06b-CTLFireability-04 482366 m, 12705 m/sec, 2797609 t fired, .
40 EF FNDP 974/3588 0/5 ASLink-PT-06b-CTLFireability-14 97919223 t fired, 1684940 attempts, .
41 EF STEQ 974/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/529 9/32 ASLink-PT-06b-CTLFireability-04 543586 m, 12244 m/sec, 3204030 t fired, .
40 EF FNDP 979/3588 0/5 ASLink-PT-06b-CTLFireability-14 98414507 t fired, 1693460 attempts, .
41 EF STEQ 979/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/529 10/32 ASLink-PT-06b-CTLFireability-04 604743 m, 12231 m/sec, 3611620 t fired, .
40 EF FNDP 984/3588 0/5 ASLink-PT-06b-CTLFireability-14 98915360 t fired, 1702567 attempts, .
41 EF STEQ 984/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/529 11/32 ASLink-PT-06b-CTLFireability-04 665769 m, 12205 m/sec, 4021012 t fired, .
40 EF FNDP 989/3588 0/5 ASLink-PT-06b-CTLFireability-14 99413483 t fired, 1711095 attempts, .
41 EF STEQ 989/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/529 12/32 ASLink-PT-06b-CTLFireability-04 722084 m, 11263 m/sec, 4429209 t fired, .
40 EF FNDP 994/3588 0/5 ASLink-PT-06b-CTLFireability-14 99912578 t fired, 1719882 attempts, .
41 EF STEQ 994/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/529 13/32 ASLink-PT-06b-CTLFireability-04 775862 m, 10755 m/sec, 4831886 t fired, .
40 EF FNDP 999/3588 0/5 ASLink-PT-06b-CTLFireability-14 100409357 t fired, 1728818 attempts, .
41 EF STEQ 999/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/529 13/32 ASLink-PT-06b-CTLFireability-04 831787 m, 11185 m/sec, 5242055 t fired, .
40 EF FNDP 1004/3588 0/5 ASLink-PT-06b-CTLFireability-14 100903140 t fired, 1737371 attempts, .
41 EF STEQ 1004/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/529 14/32 ASLink-PT-06b-CTLFireability-04 887537 m, 11150 m/sec, 5649737 t fired, .
40 EF FNDP 1009/3588 0/5 ASLink-PT-06b-CTLFireability-14 101401267 t fired, 1746105 attempts, .
41 EF STEQ 1009/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/529 15/32 ASLink-PT-06b-CTLFireability-04 936549 m, 9802 m/sec, 6054742 t fired, .
40 EF FNDP 1014/3588 0/5 ASLink-PT-06b-CTLFireability-14 101901891 t fired, 1755107 attempts, .
41 EF STEQ 1014/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/529 16/32 ASLink-PT-06b-CTLFireability-04 999919 m, 12674 m/sec, 6462920 t fired, .
40 EF FNDP 1019/3588 0/5 ASLink-PT-06b-CTLFireability-14 102396184 t fired, 1763686 attempts, .
41 EF STEQ 1019/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/529 16/32 ASLink-PT-06b-CTLFireability-04 1062901 m, 12596 m/sec, 6867591 t fired, .
40 EF FNDP 1024/3588 0/5 ASLink-PT-06b-CTLFireability-14 102888849 t fired, 1772663 attempts, .
41 EF STEQ 1024/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/529 17/32 ASLink-PT-06b-CTLFireability-04 1118118 m, 11043 m/sec, 7266308 t fired, .
40 EF FNDP 1029/3588 0/5 ASLink-PT-06b-CTLFireability-14 103383393 t fired, 1781117 attempts, .
41 EF STEQ 1029/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/529 18/32 ASLink-PT-06b-CTLFireability-04 1174752 m, 11326 m/sec, 7669116 t fired, .
40 EF FNDP 1034/3588 0/5 ASLink-PT-06b-CTLFireability-14 103877702 t fired, 1789463 attempts, .
41 EF STEQ 1034/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/529 19/32 ASLink-PT-06b-CTLFireability-04 1228478 m, 10745 m/sec, 8068184 t fired, .
40 EF FNDP 1039/3588 0/5 ASLink-PT-06b-CTLFireability-14 104375345 t fired, 1798188 attempts, .
41 EF STEQ 1039/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/529 19/32 ASLink-PT-06b-CTLFireability-04 1280691 m, 10442 m/sec, 8472341 t fired, .
40 EF FNDP 1044/3588 0/5 ASLink-PT-06b-CTLFireability-14 104871759 t fired, 1806904 attempts, .
41 EF STEQ 1044/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/529 20/32 ASLink-PT-06b-CTLFireability-04 1327141 m, 9290 m/sec, 8865817 t fired, .
40 EF FNDP 1049/3588 0/5 ASLink-PT-06b-CTLFireability-14 105364627 t fired, 1815512 attempts, .
41 EF STEQ 1049/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/529 21/32 ASLink-PT-06b-CTLFireability-04 1385475 m, 11666 m/sec, 9271704 t fired, .
40 EF FNDP 1054/3588 0/5 ASLink-PT-06b-CTLFireability-14 105855235 t fired, 1824061 attempts, .
41 EF STEQ 1054/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/529 23/32 ASLink-PT-06b-CTLFireability-04 1467062 m, 16317 m/sec, 9666979 t fired, .
40 EF FNDP 1059/3588 0/5 ASLink-PT-06b-CTLFireability-14 106348750 t fired, 1832556 attempts, .
41 EF STEQ 1059/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/529 24/32 ASLink-PT-06b-CTLFireability-04 1540030 m, 14593 m/sec, 10064462 t fired, .
40 EF FNDP 1064/3588 0/5 ASLink-PT-06b-CTLFireability-14 106846385 t fired, 1841166 attempts, .
41 EF STEQ 1064/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 130/529 25/32 ASLink-PT-06b-CTLFireability-04 1602981 m, 12590 m/sec, 10458400 t fired, .
40 EF FNDP 1069/3588 0/5 ASLink-PT-06b-CTLFireability-14 107343695 t fired, 1849922 attempts, .
41 EF STEQ 1069/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 135/529 26/32 ASLink-PT-06b-CTLFireability-04 1667232 m, 12850 m/sec, 10851292 t fired, .
40 EF FNDP 1074/3588 0/5 ASLink-PT-06b-CTLFireability-14 107838344 t fired, 1858561 attempts, .
41 EF STEQ 1074/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 140/529 27/32 ASLink-PT-06b-CTLFireability-04 1730097 m, 12573 m/sec, 11250633 t fired, .
40 EF FNDP 1079/3588 0/5 ASLink-PT-06b-CTLFireability-14 108336776 t fired, 1867285 attempts, .
41 EF STEQ 1079/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 145/529 28/32 ASLink-PT-06b-CTLFireability-04 1795555 m, 13091 m/sec, 11650136 t fired, .
40 EF FNDP 1084/3588 0/5 ASLink-PT-06b-CTLFireability-14 108829957 t fired, 1876038 attempts, .
41 EF STEQ 1084/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 150/529 28/32 ASLink-PT-06b-CTLFireability-04 1858796 m, 12648 m/sec, 12050649 t fired, .
40 EF FNDP 1089/3588 0/5 ASLink-PT-06b-CTLFireability-14 109324852 t fired, 1884574 attempts, .
41 EF STEQ 1089/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 155/529 29/32 ASLink-PT-06b-CTLFireability-04 1918920 m, 12024 m/sec, 12449585 t fired, .
40 EF FNDP 1094/3588 0/5 ASLink-PT-06b-CTLFireability-14 109821043 t fired, 1892953 attempts, .
41 EF STEQ 1094/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 160/529 30/32 ASLink-PT-06b-CTLFireability-04 1978412 m, 11898 m/sec, 12845460 t fired, .
40 EF FNDP 1099/3588 0/5 ASLink-PT-06b-CTLFireability-14 110314571 t fired, 1901746 attempts, .
41 EF STEQ 1099/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 165/529 31/32 ASLink-PT-06b-CTLFireability-04 2039232 m, 12164 m/sec, 13251442 t fired, .
40 EF FNDP 1104/3588 0/5 ASLink-PT-06b-CTLFireability-14 110808872 t fired, 1910263 attempts, .
41 EF STEQ 1104/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 170/529 32/32 ASLink-PT-06b-CTLFireability-04 2094516 m, 11056 m/sec, 13654751 t fired, .
40 EF FNDP 1109/3588 0/5 ASLink-PT-06b-CTLFireability-14 111308679 t fired, 1919047 attempts, .
41 EF STEQ 1109/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 175/529 32/32 ASLink-PT-06b-CTLFireability-04 2147912 m, 10679 m/sec, 14048496 t fired, .
40 EF FNDP 1114/3588 0/5 ASLink-PT-06b-CTLFireability-14 111811345 t fired, 1928072 attempts, .
41 EF STEQ 1114/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 7 (type EXCL) for ASLink-PT-06b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1119/3588 0/5 ASLink-PT-06b-CTLFireability-14 112312271 t fired, 1937104 attempts, .
41 EF STEQ 1119/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 4 (type EXCL) for 3 ASLink-PT-06b-CTLFireability-01
lola: time limit : 617 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/617 3/32 ASLink-PT-06b-CTLFireability-01 72166 m, 14433 m/sec, 402222 t fired, .
40 EF FNDP 1124/3588 0/5 ASLink-PT-06b-CTLFireability-14 112812897 t fired, 1945920 attempts, .
41 EF STEQ 1124/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/617 4/32 ASLink-PT-06b-CTLFireability-01 133980 m, 12362 m/sec, 821545 t fired, .
40 EF FNDP 1129/3588 0/5 ASLink-PT-06b-CTLFireability-14 113308690 t fired, 1954594 attempts, .
41 EF STEQ 1129/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/617 5/32 ASLink-PT-06b-CTLFireability-01 197955 m, 12795 m/sec, 1237907 t fired, .
40 EF FNDP 1134/3588 0/5 ASLink-PT-06b-CTLFireability-14 113808508 t fired, 1963370 attempts, .
41 EF STEQ 1134/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/617 6/32 ASLink-PT-06b-CTLFireability-01 256530 m, 11715 m/sec, 1649473 t fired, .
40 EF FNDP 1139/3588 0/5 ASLink-PT-06b-CTLFireability-14 114302752 t fired, 1972094 attempts, .
41 EF STEQ 1139/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/617 6/32 ASLink-PT-06b-CTLFireability-01 313036 m, 11301 m/sec, 2056631 t fired, .
40 EF FNDP 1144/3588 0/5 ASLink-PT-06b-CTLFireability-14 114795837 t fired, 1980393 attempts, .
41 EF STEQ 1144/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/617 7/32 ASLink-PT-06b-CTLFireability-01 368051 m, 11003 m/sec, 2466017 t fired, .
40 EF FNDP 1149/3588 0/5 ASLink-PT-06b-CTLFireability-14 115289070 t fired, 1989320 attempts, .
41 EF STEQ 1149/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/617 8/32 ASLink-PT-06b-CTLFireability-01 422259 m, 10841 m/sec, 2868182 t fired, .
40 EF FNDP 1154/3588 0/5 ASLink-PT-06b-CTLFireability-14 115778272 t fired, 1997803 attempts, .
41 EF STEQ 1154/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/617 9/32 ASLink-PT-06b-CTLFireability-01 481103 m, 11768 m/sec, 3278802 t fired, .
40 EF FNDP 1159/3588 0/5 ASLink-PT-06b-CTLFireability-14 116274000 t fired, 2006465 attempts, .
41 EF STEQ 1159/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/617 9/32 ASLink-PT-06b-CTLFireability-01 534908 m, 10761 m/sec, 3684990 t fired, .
40 EF FNDP 1164/3588 0/5 ASLink-PT-06b-CTLFireability-14 116771320 t fired, 2015077 attempts, .
41 EF STEQ 1164/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/617 10/32 ASLink-PT-06b-CTLFireability-01 588333 m, 10685 m/sec, 4093481 t fired, .
40 EF FNDP 1169/3588 0/5 ASLink-PT-06b-CTLFireability-14 117263902 t fired, 2023670 attempts, .
41 EF STEQ 1169/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/617 11/32 ASLink-PT-06b-CTLFireability-01 640913 m, 10516 m/sec, 4501588 t fired, .
40 EF FNDP 1174/3588 0/5 ASLink-PT-06b-CTLFireability-14 117761552 t fired, 2032211 attempts, .
41 EF STEQ 1174/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/617 11/32 ASLink-PT-06b-CTLFireability-01 694409 m, 10699 m/sec, 4915562 t fired, .
40 EF FNDP 1179/3588 0/5 ASLink-PT-06b-CTLFireability-14 118258954 t fired, 2040887 attempts, .
41 EF STEQ 1179/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/617 12/32 ASLink-PT-06b-CTLFireability-01 743323 m, 9782 m/sec, 5323311 t fired, .
40 EF FNDP 1184/3588 0/5 ASLink-PT-06b-CTLFireability-14 118754243 t fired, 2049470 attempts, .
41 EF STEQ 1184/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/617 13/32 ASLink-PT-06b-CTLFireability-01 792695 m, 9874 m/sec, 5730500 t fired, .
40 EF FNDP 1189/3588 0/5 ASLink-PT-06b-CTLFireability-14 119255748 t fired, 2058421 attempts, .
41 EF STEQ 1189/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/617 13/32 ASLink-PT-06b-CTLFireability-01 840707 m, 9602 m/sec, 6142463 t fired, .
40 EF FNDP 1194/3588 0/5 ASLink-PT-06b-CTLFireability-14 119756261 t fired, 2067254 attempts, .
41 EF STEQ 1194/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/617 14/32 ASLink-PT-06b-CTLFireability-01 890203 m, 9899 m/sec, 6553455 t fired, .
40 EF FNDP 1199/3588 0/5 ASLink-PT-06b-CTLFireability-14 120253452 t fired, 2076180 attempts, .
41 EF STEQ 1199/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/617 15/32 ASLink-PT-06b-CTLFireability-01 936449 m, 9249 m/sec, 6958889 t fired, .
40 EF FNDP 1204/3588 0/5 ASLink-PT-06b-CTLFireability-14 120746485 t fired, 2084455 attempts, .
41 EF STEQ 1204/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/617 15/32 ASLink-PT-06b-CTLFireability-01 982793 m, 9268 m/sec, 7369233 t fired, .
40 EF FNDP 1209/3588 0/5 ASLink-PT-06b-CTLFireability-14 121241377 t fired, 2093089 attempts, .
41 EF STEQ 1209/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/617 16/32 ASLink-PT-06b-CTLFireability-01 1041286 m, 11698 m/sec, 7782654 t fired, .
40 EF FNDP 1214/3588 0/5 ASLink-PT-06b-CTLFireability-14 121739184 t fired, 2101947 attempts, .
41 EF STEQ 1214/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/617 17/32 ASLink-PT-06b-CTLFireability-01 1095602 m, 10863 m/sec, 8196681 t fired, .
40 EF FNDP 1219/3588 0/5 ASLink-PT-06b-CTLFireability-14 122241168 t fired, 2110938 attempts, .
41 EF STEQ 1219/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/617 18/32 ASLink-PT-06b-CTLFireability-01 1145623 m, 10004 m/sec, 8612757 t fired, .
40 EF FNDP 1224/3588 0/5 ASLink-PT-06b-CTLFireability-14 122737217 t fired, 2119612 attempts, .
41 EF STEQ 1224/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/617 18/32 ASLink-PT-06b-CTLFireability-01 1197558 m, 10387 m/sec, 9030980 t fired, .
40 EF FNDP 1229/3588 0/5 ASLink-PT-06b-CTLFireability-14 123235114 t fired, 2128260 attempts, .
41 EF STEQ 1229/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/617 19/32 ASLink-PT-06b-CTLFireability-01 1246705 m, 9829 m/sec, 9450325 t fired, .
40 EF FNDP 1234/3588 0/5 ASLink-PT-06b-CTLFireability-14 123734318 t fired, 2136865 attempts, .
41 EF STEQ 1234/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/617 20/32 ASLink-PT-06b-CTLFireability-01 1295737 m, 9806 m/sec, 9869388 t fired, .
40 EF FNDP 1239/3588 0/5 ASLink-PT-06b-CTLFireability-14 124233842 t fired, 2145385 attempts, .
41 EF STEQ 1239/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/617 20/32 ASLink-PT-06b-CTLFireability-01 1339819 m, 8816 m/sec, 10287949 t fired, .
40 EF FNDP 1244/3588 0/5 ASLink-PT-06b-CTLFireability-14 124730639 t fired, 2153894 attempts, .
41 EF STEQ 1244/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/617 21/32 ASLink-PT-06b-CTLFireability-01 1389844 m, 10005 m/sec, 10710014 t fired, .
40 EF FNDP 1249/3588 0/5 ASLink-PT-06b-CTLFireability-14 125229381 t fired, 2162618 attempts, .
41 EF STEQ 1249/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/617 23/32 ASLink-PT-06b-CTLFireability-01 1457517 m, 13534 m/sec, 11124877 t fired, .
40 EF FNDP 1254/3588 0/5 ASLink-PT-06b-CTLFireability-14 125732384 t fired, 2171476 attempts, .
41 EF STEQ 1254/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 140/617 24/32 ASLink-PT-06b-CTLFireability-01 1523056 m, 13107 m/sec, 11538873 t fired, .
40 EF FNDP 1259/3588 0/5 ASLink-PT-06b-CTLFireability-14 126234213 t fired, 2180182 attempts, .
41 EF STEQ 1259/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 145/617 24/32 ASLink-PT-06b-CTLFireability-01 1584882 m, 12365 m/sec, 11953584 t fired, .
40 EF FNDP 1264/3588 0/5 ASLink-PT-06b-CTLFireability-14 126735867 t fired, 2189120 attempts, .
41 EF STEQ 1264/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 150/617 25/32 ASLink-PT-06b-CTLFireability-01 1640631 m, 11149 m/sec, 12367679 t fired, .
40 EF FNDP 1269/3588 0/5 ASLink-PT-06b-CTLFireability-14 127233582 t fired, 2197742 attempts, .
41 EF STEQ 1269/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 155/617 26/32 ASLink-PT-06b-CTLFireability-01 1698781 m, 11630 m/sec, 12776499 t fired, .
40 EF FNDP 1274/3588 0/5 ASLink-PT-06b-CTLFireability-14 127733495 t fired, 2206490 attempts, .
41 EF STEQ 1274/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 160/617 27/32 ASLink-PT-06b-CTLFireability-01 1754574 m, 11158 m/sec, 13188090 t fired, .
40 EF FNDP 1279/3588 0/5 ASLink-PT-06b-CTLFireability-14 128230058 t fired, 2215211 attempts, .
41 EF STEQ 1279/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 165/617 28/32 ASLink-PT-06b-CTLFireability-01 1811925 m, 11470 m/sec, 13600907 t fired, .
40 EF FNDP 1284/3588 0/5 ASLink-PT-06b-CTLFireability-14 128728400 t fired, 2223747 attempts, .
41 EF STEQ 1284/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 170/617 29/32 ASLink-PT-06b-CTLFireability-01 1869010 m, 11417 m/sec, 14013285 t fired, .
40 EF FNDP 1289/3588 0/5 ASLink-PT-06b-CTLFireability-14 129222232 t fired, 2232086 attempts, .
41 EF STEQ 1289/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 175/617 29/32 ASLink-PT-06b-CTLFireability-01 1922148 m, 10627 m/sec, 14421180 t fired, .
40 EF FNDP 1294/3588 0/5 ASLink-PT-06b-CTLFireability-14 129713553 t fired, 2240760 attempts, .
41 EF STEQ 1294/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 180/617 30/32 ASLink-PT-06b-CTLFireability-01 1975994 m, 10769 m/sec, 14828734 t fired, .
40 EF FNDP 1299/3588 0/5 ASLink-PT-06b-CTLFireability-14 130210925 t fired, 2249619 attempts, .
41 EF STEQ 1299/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 185/617 31/32 ASLink-PT-06b-CTLFireability-01 2029538 m, 10708 m/sec, 15235020 t fired, .
40 EF FNDP 1304/3588 0/5 ASLink-PT-06b-CTLFireability-14 130711099 t fired, 2258488 attempts, .
41 EF STEQ 1304/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 190/617 31/32 ASLink-PT-06b-CTLFireability-01 2080978 m, 10288 m/sec, 15643426 t fired, .
40 EF FNDP 1309/3588 0/5 ASLink-PT-06b-CTLFireability-14 131209756 t fired, 2267202 attempts, .
41 EF STEQ 1309/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 195/617 32/32 ASLink-PT-06b-CTLFireability-01 2130259 m, 9856 m/sec, 16049865 t fired, .
40 EF FNDP 1314/3588 0/5 ASLink-PT-06b-CTLFireability-14 131705507 t fired, 2275763 attempts, .
41 EF STEQ 1314/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 4 (type EXCL) for ASLink-PT-06b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1319/3588 0/5 ASLink-PT-06b-CTLFireability-14 132204432 t fired, 2284628 attempts, .
41 EF STEQ 1319/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-06b-CTLFireability-00
lola: time limit : 756 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ASLink-PT-06b-CTLFireability-00
lola: result : false
lola: markings : 506
lola: fired transitions : 1518
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ASLink-PT-06b-CTLFireability-07
lola: time limit : 1134 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1134 3/32 ASLink-PT-06b-CTLFireability-07 76051 m, 15210 m/sec, 404872 t fired, .
40 EF FNDP 1324/3588 0/5 ASLink-PT-06b-CTLFireability-14 132704060 t fired, 2293394 attempts, .
41 EF STEQ 1324/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/1134 4/32 ASLink-PT-06b-CTLFireability-07 140332 m, 12856 m/sec, 822238 t fired, .
40 EF FNDP 1329/3588 0/5 ASLink-PT-06b-CTLFireability-14 133201825 t fired, 2302125 attempts, .
41 EF STEQ 1329/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/1134 4/32 ASLink-PT-06b-CTLFireability-07 201348 m, 12203 m/sec, 1241534 t fired, .
40 EF FNDP 1334/3588 0/5 ASLink-PT-06b-CTLFireability-14 133704070 t fired, 2310915 attempts, .
41 EF STEQ 1334/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/1134 5/32 ASLink-PT-06b-CTLFireability-07 256839 m, 11098 m/sec, 1657817 t fired, .
40 EF FNDP 1339/3588 0/5 ASLink-PT-06b-CTLFireability-14 134204903 t fired, 2319796 attempts, .
41 EF STEQ 1339/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/1134 6/32 ASLink-PT-06b-CTLFireability-07 316767 m, 11985 m/sec, 2075842 t fired, .
40 EF FNDP 1344/3588 0/5 ASLink-PT-06b-CTLFireability-14 134708783 t fired, 2328634 attempts, .
41 EF STEQ 1344/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/1134 7/32 ASLink-PT-06b-CTLFireability-07 373554 m, 11357 m/sec, 2492982 t fired, .
40 EF FNDP 1349/3588 0/5 ASLink-PT-06b-CTLFireability-14 135205219 t fired, 2337218 attempts, .
41 EF STEQ 1349/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/1134 8/32 ASLink-PT-06b-CTLFireability-07 432154 m, 11720 m/sec, 2909742 t fired, .
40 EF FNDP 1354/3588 0/5 ASLink-PT-06b-CTLFireability-14 135696751 t fired, 2345495 attempts, .
41 EF STEQ 1354/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/1134 9/32 ASLink-PT-06b-CTLFireability-07 488580 m, 11285 m/sec, 3329306 t fired, .
40 EF FNDP 1359/3588 0/5 ASLink-PT-06b-CTLFireability-14 136199518 t fired, 2354565 attempts, .
41 EF STEQ 1359/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/1134 9/32 ASLink-PT-06b-CTLFireability-07 543763 m, 11036 m/sec, 3748901 t fired, .
40 EF FNDP 1364/3588 0/5 ASLink-PT-06b-CTLFireability-14 136701525 t fired, 2363554 attempts, .
41 EF STEQ 1364/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/1134 10/32 ASLink-PT-06b-CTLFireability-07 598303 m, 10908 m/sec, 4167390 t fired, .
40 EF FNDP 1369/3588 0/5 ASLink-PT-06b-CTLFireability-14 137199983 t fired, 2372107 attempts, .
41 EF STEQ 1369/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/1134 11/32 ASLink-PT-06b-CTLFireability-07 652901 m, 10919 m/sec, 4586839 t fired, .
40 EF FNDP 1374/3588 0/5 ASLink-PT-06b-CTLFireability-14 137699694 t fired, 2380902 attempts, .
41 EF STEQ 1374/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/1134 12/32 ASLink-PT-06b-CTLFireability-07 703699 m, 10159 m/sec, 5006508 t fired, .
40 EF FNDP 1379/3588 0/5 ASLink-PT-06b-CTLFireability-14 138202439 t fired, 2389806 attempts, .
41 EF STEQ 1379/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/1134 12/32 ASLink-PT-06b-CTLFireability-07 755226 m, 10305 m/sec, 5421543 t fired, .
40 EF FNDP 1384/3588 0/5 ASLink-PT-06b-CTLFireability-14 138702664 t fired, 2398630 attempts, .
41 EF STEQ 1384/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/1134 13/32 ASLink-PT-06b-CTLFireability-07 802991 m, 9553 m/sec, 5837251 t fired, .
40 EF FNDP 1389/3588 0/5 ASLink-PT-06b-CTLFireability-14 139200834 t fired, 2407466 attempts, .
41 EF STEQ 1389/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/1134 13/32 ASLink-PT-06b-CTLFireability-07 853691 m, 10140 m/sec, 6253345 t fired, .
40 EF FNDP 1394/3588 0/5 ASLink-PT-06b-CTLFireability-14 139701132 t fired, 2416279 attempts, .
41 EF STEQ 1394/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/1134 14/32 ASLink-PT-06b-CTLFireability-07 901835 m, 9628 m/sec, 6666506 t fired, .
40 EF FNDP 1399/3588 0/5 ASLink-PT-06b-CTLFireability-14 140198069 t fired, 2425016 attempts, .
41 EF STEQ 1399/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/1134 15/32 ASLink-PT-06b-CTLFireability-07 945952 m, 8823 m/sec, 7078493 t fired, .
40 EF FNDP 1404/3588 0/5 ASLink-PT-06b-CTLFireability-14 140692504 t fired, 2433527 attempts, .
41 EF STEQ 1404/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/1134 16/32 ASLink-PT-06b-CTLFireability-07 1004845 m, 11778 m/sec, 7499925 t fired, .
40 EF FNDP 1409/3588 0/5 ASLink-PT-06b-CTLFireability-14 141189509 t fired, 2442156 attempts, .
41 EF STEQ 1409/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/1134 16/32 ASLink-PT-06b-CTLFireability-07 1061502 m, 11331 m/sec, 7920400 t fired, .
40 EF FNDP 1414/3588 0/5 ASLink-PT-06b-CTLFireability-14 141690843 t fired, 2450822 attempts, .
41 EF STEQ 1414/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/1134 17/32 ASLink-PT-06b-CTLFireability-07 1113029 m, 10305 m/sec, 8341248 t fired, .
40 EF FNDP 1419/3588 0/5 ASLink-PT-06b-CTLFireability-14 142195348 t fired, 2459941 attempts, .
41 EF STEQ 1419/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/1134 18/32 ASLink-PT-06b-CTLFireability-07 1164486 m, 10291 m/sec, 8759515 t fired, .
40 EF FNDP 1424/3588 0/5 ASLink-PT-06b-CTLFireability-14 142693157 t fired, 2468793 attempts, .
41 EF STEQ 1424/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/1134 18/32 ASLink-PT-06b-CTLFireability-07 1214675 m, 10037 m/sec, 9175007 t fired, .
40 EF FNDP 1429/3588 0/5 ASLink-PT-06b-CTLFireability-14 143195164 t fired, 2477934 attempts, .
41 EF STEQ 1429/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/1134 19/32 ASLink-PT-06b-CTLFireability-07 1263034 m, 9671 m/sec, 9594086 t fired, .
40 EF FNDP 1434/3588 0/5 ASLink-PT-06b-CTLFireability-14 143692845 t fired, 2486604 attempts, .
41 EF STEQ 1434/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/1134 20/32 ASLink-PT-06b-CTLFireability-07 1308283 m, 9049 m/sec, 10009965 t fired, .
40 EF FNDP 1439/3588 0/5 ASLink-PT-06b-CTLFireability-14 144192199 t fired, 2495392 attempts, .
41 EF STEQ 1439/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/1134 20/32 ASLink-PT-06b-CTLFireability-07 1356572 m, 9657 m/sec, 10431848 t fired, .
40 EF FNDP 1444/3588 0/5 ASLink-PT-06b-CTLFireability-14 144679350 t fired, 2503981 attempts, .
41 EF STEQ 1444/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 130/1134 22/32 ASLink-PT-06b-CTLFireability-07 1420061 m, 12697 m/sec, 10849880 t fired, .
40 EF FNDP 1449/3588 0/5 ASLink-PT-06b-CTLFireability-14 145173644 t fired, 2512614 attempts, .
41 EF STEQ 1449/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 135/1134 23/32 ASLink-PT-06b-CTLFireability-07 1488448 m, 13677 m/sec, 11267408 t fired, .
40 EF FNDP 1454/3588 0/5 ASLink-PT-06b-CTLFireability-14 145671888 t fired, 2521192 attempts, .
41 EF STEQ 1454/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 140/1134 24/32 ASLink-PT-06b-CTLFireability-07 1551181 m, 12546 m/sec, 11685358 t fired, .
40 EF FNDP 1459/3588 0/5 ASLink-PT-06b-CTLFireability-14 146171236 t fired, 2530173 attempts, .
41 EF STEQ 1459/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 145/1134 25/32 ASLink-PT-06b-CTLFireability-07 1608510 m, 11465 m/sec, 12102795 t fired, .
40 EF FNDP 1464/3588 0/5 ASLink-PT-06b-CTLFireability-14 146669369 t fired, 2538892 attempts, .
41 EF STEQ 1464/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 150/1134 26/32 ASLink-PT-06b-CTLFireability-07 1667349 m, 11767 m/sec, 12519494 t fired, .
40 EF FNDP 1469/3588 0/5 ASLink-PT-06b-CTLFireability-14 147171089 t fired, 2547654 attempts, .
41 EF STEQ 1469/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 155/1134 27/32 ASLink-PT-06b-CTLFireability-07 1724064 m, 11343 m/sec, 12936166 t fired, .
40 EF FNDP 1474/3588 0/5 ASLink-PT-06b-CTLFireability-14 147673724 t fired, 2556323 attempts, .
41 EF STEQ 1474/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 160/1134 27/32 ASLink-PT-06b-CTLFireability-07 1780649 m, 11317 m/sec, 13352809 t fired, .
40 EF FNDP 1479/3588 0/5 ASLink-PT-06b-CTLFireability-14 148174936 t fired, 2565281 attempts, .
41 EF STEQ 1479/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 165/1134 28/32 ASLink-PT-06b-CTLFireability-07 1839625 m, 11795 m/sec, 13769224 t fired, .
40 EF FNDP 1484/3588 0/5 ASLink-PT-06b-CTLFireability-14 148676061 t fired, 2573969 attempts, .
41 EF STEQ 1484/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 170/1134 29/32 ASLink-PT-06b-CTLFireability-07 1894645 m, 11004 m/sec, 14185334 t fired, .
40 EF FNDP 1489/3588 0/5 ASLink-PT-06b-CTLFireability-14 149177848 t fired, 2582861 attempts, .
41 EF STEQ 1489/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 175/1134 30/32 ASLink-PT-06b-CTLFireability-07 1949231 m, 10917 m/sec, 14600836 t fired, .
40 EF FNDP 1494/3588 0/5 ASLink-PT-06b-CTLFireability-14 149683247 t fired, 2591786 attempts, .
41 EF STEQ 1494/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 180/1134 30/32 ASLink-PT-06b-CTLFireability-07 2003649 m, 10883 m/sec, 15015963 t fired, .
40 EF FNDP 1499/3588 0/5 ASLink-PT-06b-CTLFireability-14 150184993 t fired, 2600521 attempts, .
41 EF STEQ 1499/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 185/1134 31/32 ASLink-PT-06b-CTLFireability-07 2056557 m, 10581 m/sec, 15433172 t fired, .
40 EF FNDP 1504/3588 0/5 ASLink-PT-06b-CTLFireability-14 150689934 t fired, 2609269 attempts, .
41 EF STEQ 1504/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 190/1134 32/32 ASLink-PT-06b-CTLFireability-07 2106705 m, 10029 m/sec, 15846860 t fired, .
40 EF FNDP 1509/3588 0/5 ASLink-PT-06b-CTLFireability-14 151194544 t fired, 2618250 attempts, .
41 EF STEQ 1509/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 195/1134 32/32 ASLink-PT-06b-CTLFireability-07 2155441 m, 9747 m/sec, 16260641 t fired, .
40 EF FNDP 1514/3588 0/5 ASLink-PT-06b-CTLFireability-14 151694044 t fired, 2627029 attempts, .
41 EF STEQ 1514/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 13 (type EXCL) for ASLink-PT-06b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1519/3588 0/5 ASLink-PT-06b-CTLFireability-14 152196341 t fired, 2635880 attempts, .
41 EF STEQ 1519/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 28 (type EXCL) for 27 ASLink-PT-06b-CTLFireability-13
lola: time limit : 2069 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/2069 7/32 ASLink-PT-06b-CTLFireability-13 503970 m, 100794 m/sec, 968959 t fired, .
40 EF FNDP 1524/3588 0/5 ASLink-PT-06b-CTLFireability-14 152697059 t fired, 2644575 attempts, .
41 EF STEQ 1524/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/2069 14/32 ASLink-PT-06b-CTLFireability-13 999388 m, 99083 m/sec, 1956372 t fired, .
40 EF FNDP 1529/3588 0/5 ASLink-PT-06b-CTLFireability-14 153199202 t fired, 2653649 attempts, .
41 EF STEQ 1529/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/2069 20/32 ASLink-PT-06b-CTLFireability-13 1452897 m, 90701 m/sec, 2941621 t fired, .
40 EF FNDP 1534/3588 0/5 ASLink-PT-06b-CTLFireability-14 153701247 t fired, 2662521 attempts, .
41 EF STEQ 1534/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/2069 22/32 ASLink-PT-06b-CTLFireability-13 1902640 m, 89948 m/sec, 3921449 t fired, .
40 EF FNDP 1539/3588 0/5 ASLink-PT-06b-CTLFireability-14 154198607 t fired, 2671080 attempts, .
41 EF STEQ 1539/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/2069 25/32 ASLink-PT-06b-CTLFireability-13 2382766 m, 96025 m/sec, 4894384 t fired, .
40 EF FNDP 1544/3588 0/5 ASLink-PT-06b-CTLFireability-14 154696741 t fired, 2679741 attempts, .
41 EF STEQ 1544/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/2069 29/32 ASLink-PT-06b-CTLFireability-13 2818616 m, 87170 m/sec, 5872924 t fired, .
40 EF FNDP 1549/3588 0/5 ASLink-PT-06b-CTLFireability-14 155198053 t fired, 2688538 attempts, .
41 EF STEQ 1549/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 28 (type EXCL) for ASLink-PT-06b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1554/3588 0/5 ASLink-PT-06b-CTLFireability-14 155696434 t fired, 2697139 attempts, .
41 EF STEQ 1554/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1559/3588 0/5 ASLink-PT-06b-CTLFireability-14 156190764 t fired, 2705559 attempts, .
41 EF STEQ 1559/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1564/3588 0/5 ASLink-PT-06b-CTLFireability-14 156684221 t fired, 2714190 attempts, .
41 EF STEQ 1564/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1569/3588 0/5 ASLink-PT-06b-CTLFireability-14 157178775 t fired, 2722816 attempts, .
41 EF STEQ 1569/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1574/3588 0/5 ASLink-PT-06b-CTLFireability-14 157676642 t fired, 2731707 attempts, .
41 EF STEQ 1574/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1579/3588 0/5 ASLink-PT-06b-CTLFireability-14 158173072 t fired, 2740400 attempts, .
41 EF STEQ 1579/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1584/3588 0/5 ASLink-PT-06b-CTLFireability-14 158662217 t fired, 2748852 attempts, .
41 EF STEQ 1584/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1589/3588 0/5 ASLink-PT-06b-CTLFireability-14 159159850 t fired, 2757553 attempts, .
41 EF STEQ 1589/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1594/3588 0/5 ASLink-PT-06b-CTLFireability-14 159654073 t fired, 2766179 attempts, .
41 EF STEQ 1594/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1599/3588 0/5 ASLink-PT-06b-CTLFireability-14 160148124 t fired, 2774520 attempts, .
41 EF STEQ 1599/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1604/3588 0/5 ASLink-PT-06b-CTLFireability-14 160640964 t fired, 2783137 attempts, .
41 EF STEQ 1604/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1609/3588 0/5 ASLink-PT-06b-CTLFireability-14 161133108 t fired, 2791722 attempts, .
41 EF STEQ 1609/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1614/3588 0/5 ASLink-PT-06b-CTLFireability-14 161629092 t fired, 2800352 attempts, .
41 EF STEQ 1614/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1619/3588 0/5 ASLink-PT-06b-CTLFireability-14 162125958 t fired, 2809177 attempts, .
41 EF STEQ 1619/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1624/3588 0/5 ASLink-PT-06b-CTLFireability-14 162620889 t fired, 2817886 attempts, .
41 EF STEQ 1624/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1629/3588 0/5 ASLink-PT-06b-CTLFireability-14 163115068 t fired, 2826466 attempts, .
41 EF STEQ 1629/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1634/3588 0/5 ASLink-PT-06b-CTLFireability-14 163612907 t fired, 2835132 attempts, .
41 EF STEQ 1634/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1639/3588 0/5 ASLink-PT-06b-CTLFireability-14 164108575 t fired, 2843835 attempts, .
41 EF STEQ 1639/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1644/3588 0/5 ASLink-PT-06b-CTLFireability-14 164608846 t fired, 2852847 attempts, .
41 EF STEQ 1644/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1649/3588 0/5 ASLink-PT-06b-CTLFireability-14 165103979 t fired, 2861584 attempts, .
41 EF STEQ 1649/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1654/3588 0/5 ASLink-PT-06b-CTLFireability-14 165601433 t fired, 2870193 attempts, .
41 EF STEQ 1654/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1659/3588 0/5 ASLink-PT-06b-CTLFireability-14 166099677 t fired, 2878875 attempts, .
41 EF STEQ 1659/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1664/3588 0/5 ASLink-PT-06b-CTLFireability-14 166593311 t fired, 2887672 attempts, .
41 EF STEQ 1664/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1669/3588 0/5 ASLink-PT-06b-CTLFireability-14 167086467 t fired, 2896248 attempts, .
41 EF STEQ 1669/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1674/3588 0/5 ASLink-PT-06b-CTLFireability-14 167584279 t fired, 2904987 attempts, .
41 EF STEQ 1674/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1679/3588 0/5 ASLink-PT-06b-CTLFireability-14 168082285 t fired, 2913843 attempts, .
41 EF STEQ 1679/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1684/3588 0/5 ASLink-PT-06b-CTLFireability-14 168578193 t fired, 2922543 attempts, .
41 EF STEQ 1684/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1689/3588 0/5 ASLink-PT-06b-CTLFireability-14 169077247 t fired, 2931503 attempts, .
41 EF STEQ 1689/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1694/3588 0/5 ASLink-PT-06b-CTLFireability-14 169574135 t fired, 2940228 attempts, .
41 EF STEQ 1694/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1699/3588 0/5 ASLink-PT-06b-CTLFireability-14 170070163 t fired, 2948983 attempts, .
41 EF STEQ 1699/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1704/3588 0/5 ASLink-PT-06b-CTLFireability-14 170566245 t fired, 2957535 attempts, .
41 EF STEQ 1704/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1709/3588 0/5 ASLink-PT-06b-CTLFireability-14 171062584 t fired, 2966438 attempts, .
41 EF STEQ 1709/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1714/3588 0/5 ASLink-PT-06b-CTLFireability-14 171558411 t fired, 2975291 attempts, .
41 EF STEQ 1714/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1719/3588 0/5 ASLink-PT-06b-CTLFireability-14 172057000 t fired, 2984120 attempts, .
41 EF STEQ 1719/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1724/3588 0/5 ASLink-PT-06b-CTLFireability-14 172555025 t fired, 2993012 attempts, .
41 EF STEQ 1724/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1729/3588 0/5 ASLink-PT-06b-CTLFireability-14 173051030 t fired, 3001722 attempts, .
41 EF STEQ 1729/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1734/3588 0/5 ASLink-PT-06b-CTLFireability-14 173542805 t fired, 3010160 attempts, .
41 EF STEQ 1734/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1739/3588 0/5 ASLink-PT-06b-CTLFireability-14 174039641 t fired, 3018987 attempts, .
41 EF STEQ 1739/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1744/3588 0/5 ASLink-PT-06b-CTLFireability-14 174539365 t fired, 3027781 attempts, .
41 EF STEQ 1744/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1749/3588 0/5 ASLink-PT-06b-CTLFireability-14 175039521 t fired, 3036487 attempts, .
41 EF STEQ 1749/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1754/3588 0/5 ASLink-PT-06b-CTLFireability-14 175537018 t fired, 3045178 attempts, .
41 EF STEQ 1754/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1759/3588 0/5 ASLink-PT-06b-CTLFireability-14 176034831 t fired, 3053947 attempts, .
41 EF STEQ 1759/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1764/3588 0/5 ASLink-PT-06b-CTLFireability-14 176532757 t fired, 3062687 attempts, .
41 EF STEQ 1764/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1769/3588 0/5 ASLink-PT-06b-CTLFireability-14 177025293 t fired, 3071051 attempts, .
41 EF STEQ 1769/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1774/3588 0/5 ASLink-PT-06b-CTLFireability-14 177516860 t fired, 3079412 attempts, .
41 EF STEQ 1774/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1779/3588 0/5 ASLink-PT-06b-CTLFireability-14 178015248 t fired, 3088073 attempts, .
41 EF STEQ 1779/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1784/3588 0/5 ASLink-PT-06b-CTLFireability-14 178511630 t fired, 3096696 attempts, .
41 EF STEQ 1784/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1789/3588 0/5 ASLink-PT-06b-CTLFireability-14 179013215 t fired, 3105315 attempts, .
41 EF STEQ 1789/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1794/3588 0/5 ASLink-PT-06b-CTLFireability-14 179509895 t fired, 3114047 attempts, .
41 EF STEQ 1794/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1799/3588 0/5 ASLink-PT-06b-CTLFireability-14 180006890 t fired, 3122936 attempts, .
41 EF STEQ 1799/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1804/3588 0/5 ASLink-PT-06b-CTLFireability-14 180502567 t fired, 3131404 attempts, .
41 EF STEQ 1804/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1809/3588 0/5 ASLink-PT-06b-CTLFireability-14 181006302 t fired, 3140184 attempts, .
41 EF STEQ 1809/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1814/3588 0/5 ASLink-PT-06b-CTLFireability-14 181508971 t fired, 3149120 attempts, .
41 EF STEQ 1814/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1819/3588 0/5 ASLink-PT-06b-CTLFireability-14 182009530 t fired, 3158014 attempts, .
41 EF STEQ 1819/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1824/3588 0/5 ASLink-PT-06b-CTLFireability-14 182512423 t fired, 3166921 attempts, .
41 EF STEQ 1824/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1829/3588 0/5 ASLink-PT-06b-CTLFireability-14 183011582 t fired, 3175672 attempts, .
41 EF STEQ 1829/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1834/3588 0/5 ASLink-PT-06b-CTLFireability-14 183511060 t fired, 3184425 attempts, .
41 EF STEQ 1834/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1839/3588 0/5 ASLink-PT-06b-CTLFireability-14 184013113 t fired, 3193153 attempts, .
41 EF STEQ 1839/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1844/3588 0/5 ASLink-PT-06b-CTLFireability-14 184508544 t fired, 3201664 attempts, .
41 EF STEQ 1844/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1849/3588 0/5 ASLink-PT-06b-CTLFireability-14 185008582 t fired, 3210252 attempts, .
41 EF STEQ 1849/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1854/3588 0/5 ASLink-PT-06b-CTLFireability-14 185507166 t fired, 3218889 attempts, .
41 EF STEQ 1854/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1859/3588 0/5 ASLink-PT-06b-CTLFireability-14 186008403 t fired, 3227852 attempts, .
41 EF STEQ 1859/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1864/3588 0/5 ASLink-PT-06b-CTLFireability-14 186510022 t fired, 3236583 attempts, .
41 EF STEQ 1864/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1869/3588 0/5 ASLink-PT-06b-CTLFireability-14 187011839 t fired, 3245367 attempts, .
41 EF STEQ 1869/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1874/3588 0/5 ASLink-PT-06b-CTLFireability-14 187508410 t fired, 3253958 attempts, .
41 EF STEQ 1874/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1879/3588 0/5 ASLink-PT-06b-CTLFireability-14 188007208 t fired, 3262600 attempts, .
41 EF STEQ 1879/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1884/3588 0/5 ASLink-PT-06b-CTLFireability-14 188506370 t fired, 3271263 attempts, .
41 EF STEQ 1884/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1889/3588 0/5 ASLink-PT-06b-CTLFireability-14 189010235 t fired, 3280019 attempts, .
41 EF STEQ 1889/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1894/3588 0/5 ASLink-PT-06b-CTLFireability-14 189512234 t fired, 3288784 attempts, .
41 EF STEQ 1894/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1899/3588 0/5 ASLink-PT-06b-CTLFireability-14 190011750 t fired, 3297651 attempts, .
41 EF STEQ 1899/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1904/3588 0/5 ASLink-PT-06b-CTLFireability-14 190510926 t fired, 3306433 attempts, .
41 EF STEQ 1904/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1909/3588 0/5 ASLink-PT-06b-CTLFireability-14 191008849 t fired, 3315078 attempts, .
41 EF STEQ 1909/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1914/3588 0/5 ASLink-PT-06b-CTLFireability-14 191510497 t fired, 3323977 attempts, .
41 EF STEQ 1914/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1919/3588 0/5 ASLink-PT-06b-CTLFireability-14 192008925 t fired, 3332725 attempts, .
41 EF STEQ 1919/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1924/3588 0/5 ASLink-PT-06b-CTLFireability-14 192511602 t fired, 3341569 attempts, .
41 EF STEQ 1924/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1929/3588 0/5 ASLink-PT-06b-CTLFireability-14 193013350 t fired, 3350326 attempts, .
41 EF STEQ 1929/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1934/3588 0/5 ASLink-PT-06b-CTLFireability-14 193513196 t fired, 3359066 attempts, .
41 EF STEQ 1934/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1939/3588 0/5 ASLink-PT-06b-CTLFireability-14 194013043 t fired, 3367912 attempts, .
41 EF STEQ 1939/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1944/3588 0/5 ASLink-PT-06b-CTLFireability-14 194514131 t fired, 3376573 attempts, .
41 EF STEQ 1944/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1949/3588 0/5 ASLink-PT-06b-CTLFireability-14 195018238 t fired, 3385644 attempts, .
41 EF STEQ 1949/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1954/3588 0/5 ASLink-PT-06b-CTLFireability-14 195520169 t fired, 3394436 attempts, .
41 EF STEQ 1954/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1959/3588 0/5 ASLink-PT-06b-CTLFireability-14 196022476 t fired, 3403273 attempts, .
41 EF STEQ 1959/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1964/3588 0/5 ASLink-PT-06b-CTLFireability-14 196523613 t fired, 3412015 attempts, .
41 EF STEQ 1964/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1969/3588 0/5 ASLink-PT-06b-CTLFireability-14 197024124 t fired, 3420464 attempts, .
41 EF STEQ 1969/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1974/3588 0/5 ASLink-PT-06b-CTLFireability-14 197525404 t fired, 3429081 attempts, .
41 EF STEQ 1974/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1979/3588 0/5 ASLink-PT-06b-CTLFireability-14 198021707 t fired, 3437768 attempts, .
41 EF STEQ 1979/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1984/3588 0/5 ASLink-PT-06b-CTLFireability-14 198522951 t fired, 3446513 attempts, .
41 EF STEQ 1984/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1989/3588 0/5 ASLink-PT-06b-CTLFireability-14 199022566 t fired, 3455250 attempts, .
41 EF STEQ 1989/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1994/3588 0/5 ASLink-PT-06b-CTLFireability-14 199524822 t fired, 3464168 attempts, .
41 EF STEQ 1994/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 1999/3588 0/5 ASLink-PT-06b-CTLFireability-14 200025921 t fired, 3472891 attempts, .
41 EF STEQ 1999/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2004/3588 0/5 ASLink-PT-06b-CTLFireability-14 200528094 t fired, 3481804 attempts, .
41 EF STEQ 2004/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2009/3588 0/5 ASLink-PT-06b-CTLFireability-14 201028790 t fired, 3490528 attempts, .
41 EF STEQ 2009/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2014/3588 0/5 ASLink-PT-06b-CTLFireability-14 201527856 t fired, 3499475 attempts, .
41 EF STEQ 2014/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2019/3588 0/5 ASLink-PT-06b-CTLFireability-14 202028236 t fired, 3508317 attempts, .
41 EF STEQ 2019/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2024/3588 0/5 ASLink-PT-06b-CTLFireability-14 202530465 t fired, 3517184 attempts, .
41 EF STEQ 2024/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2029/3588 0/5 ASLink-PT-06b-CTLFireability-14 203030207 t fired, 3526047 attempts, .
41 EF STEQ 2029/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2034/3588 0/5 ASLink-PT-06b-CTLFireability-14 203531430 t fired, 3534948 attempts, .
41 EF STEQ 2034/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2039/3588 0/5 ASLink-PT-06b-CTLFireability-14 204030671 t fired, 3543568 attempts, .
41 EF STEQ 2039/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2044/3588 0/5 ASLink-PT-06b-CTLFireability-14 204534985 t fired, 3552474 attempts, .
41 EF STEQ 2044/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2049/3588 0/5 ASLink-PT-06b-CTLFireability-14 205035194 t fired, 3561342 attempts, .
41 EF STEQ 2049/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2054/3588 0/5 ASLink-PT-06b-CTLFireability-14 205540196 t fired, 3570229 attempts, .
41 EF STEQ 2054/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2059/3588 0/5 ASLink-PT-06b-CTLFireability-14 206036621 t fired, 3578673 attempts, .
41 EF STEQ 2059/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2064/3588 0/5 ASLink-PT-06b-CTLFireability-14 206540400 t fired, 3587623 attempts, .
41 EF STEQ 2064/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2069/3588 0/5 ASLink-PT-06b-CTLFireability-14 207044281 t fired, 3596425 attempts, .
41 EF STEQ 2069/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2074/3588 0/5 ASLink-PT-06b-CTLFireability-14 207548770 t fired, 3605189 attempts, .
41 EF STEQ 2074/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2079/3588 0/5 ASLink-PT-06b-CTLFireability-14 208053403 t fired, 3614088 attempts, .
41 EF STEQ 2079/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2084/3588 0/5 ASLink-PT-06b-CTLFireability-14 208558576 t fired, 3623015 attempts, .
41 EF STEQ 2084/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2089/3588 0/5 ASLink-PT-06b-CTLFireability-14 209057944 t fired, 3631844 attempts, .
41 EF STEQ 2089/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2094/3588 0/5 ASLink-PT-06b-CTLFireability-14 209559937 t fired, 3640700 attempts, .
41 EF STEQ 2094/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2099/3588 0/5 ASLink-PT-06b-CTLFireability-14 210059364 t fired, 3649317 attempts, .
41 EF STEQ 2099/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2104/3588 0/5 ASLink-PT-06b-CTLFireability-14 210558025 t fired, 3657809 attempts, .
41 EF STEQ 2104/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2109/3588 0/5 ASLink-PT-06b-CTLFireability-14 211058907 t fired, 3666322 attempts, .
41 EF STEQ 2109/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2114/3588 0/5 ASLink-PT-06b-CTLFireability-14 211557797 t fired, 3675026 attempts, .
41 EF STEQ 2114/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2119/3588 0/5 ASLink-PT-06b-CTLFireability-14 212055876 t fired, 3683509 attempts, .
41 EF STEQ 2119/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2124/3588 0/5 ASLink-PT-06b-CTLFireability-14 212555162 t fired, 3692269 attempts, .
41 EF STEQ 2124/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2129/3588 0/5 ASLink-PT-06b-CTLFireability-14 213058575 t fired, 3700905 attempts, .
41 EF STEQ 2129/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2134/3588 0/5 ASLink-PT-06b-CTLFireability-14 213556008 t fired, 3709588 attempts, .
41 EF STEQ 2134/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2139/3588 0/5 ASLink-PT-06b-CTLFireability-14 214054969 t fired, 3718183 attempts, .
41 EF STEQ 2139/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2144/3588 0/5 ASLink-PT-06b-CTLFireability-14 214556167 t fired, 3727001 attempts, .
41 EF STEQ 2144/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2149/3588 0/5 ASLink-PT-06b-CTLFireability-14 215063166 t fired, 3735710 attempts, .
41 EF STEQ 2149/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2154/3588 0/5 ASLink-PT-06b-CTLFireability-14 215562782 t fired, 3744310 attempts, .
41 EF STEQ 2154/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2159/3588 0/5 ASLink-PT-06b-CTLFireability-14 216061039 t fired, 3753048 attempts, .
41 EF STEQ 2159/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2164/3588 0/5 ASLink-PT-06b-CTLFireability-14 216558952 t fired, 3761660 attempts, .
41 EF STEQ 2164/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2169/3588 0/5 ASLink-PT-06b-CTLFireability-14 217059629 t fired, 3770396 attempts, .
41 EF STEQ 2169/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2174/3588 0/5 ASLink-PT-06b-CTLFireability-14 217563712 t fired, 3779283 attempts, .
41 EF STEQ 2174/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2180/3588 0/5 ASLink-PT-06b-CTLFireability-14 218066833 t fired, 3788063 attempts, .
41 EF STEQ 2180/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2185/3588 0/5 ASLink-PT-06b-CTLFireability-14 218563107 t fired, 3796643 attempts, .
41 EF STEQ 2185/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2190/3588 0/5 ASLink-PT-06b-CTLFireability-14 219065377 t fired, 3805531 attempts, .
41 EF STEQ 2190/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2195/3588 0/5 ASLink-PT-06b-CTLFireability-14 219568375 t fired, 3814429 attempts, .
41 EF STEQ 2195/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2200/3588 0/5 ASLink-PT-06b-CTLFireability-14 220066246 t fired, 3822954 attempts, .
41 EF STEQ 2200/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2205/3588 0/5 ASLink-PT-06b-CTLFireability-14 220568206 t fired, 3831471 attempts, .
41 EF STEQ 2205/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2210/3588 0/5 ASLink-PT-06b-CTLFireability-14 221063031 t fired, 3840311 attempts, .
41 EF STEQ 2210/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2215/3588 0/5 ASLink-PT-06b-CTLFireability-14 221557042 t fired, 3849103 attempts, .
41 EF STEQ 2215/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2220/3588 0/5 ASLink-PT-06b-CTLFireability-14 222054202 t fired, 3857801 attempts, .
41 EF STEQ 2220/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2225/3588 0/5 ASLink-PT-06b-CTLFireability-14 222559301 t fired, 3866791 attempts, .
41 EF STEQ 2225/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2230/3588 0/5 ASLink-PT-06b-CTLFireability-14 223065473 t fired, 3875729 attempts, .
41 EF STEQ 2230/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2235/3588 0/5 ASLink-PT-06b-CTLFireability-14 223569072 t fired, 3884367 attempts, .
41 EF STEQ 2235/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2240/3588 0/5 ASLink-PT-06b-CTLFireability-14 224067343 t fired, 3893078 attempts, .
41 EF STEQ 2240/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2245/3588 0/5 ASLink-PT-06b-CTLFireability-14 224568783 t fired, 3901799 attempts, .
41 EF STEQ 2245/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2250/3588 0/5 ASLink-PT-06b-CTLFireability-14 225065826 t fired, 3910381 attempts, .
41 EF STEQ 2250/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2255/3588 0/5 ASLink-PT-06b-CTLFireability-14 225566452 t fired, 3919067 attempts, .
41 EF STEQ 2255/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2260/3588 0/5 ASLink-PT-06b-CTLFireability-14 226075874 t fired, 3927984 attempts, .
41 EF STEQ 2260/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2265/3588 0/5 ASLink-PT-06b-CTLFireability-14 226579195 t fired, 3936779 attempts, .
41 EF STEQ 2265/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2270/3588 0/5 ASLink-PT-06b-CTLFireability-14 227080441 t fired, 3945653 attempts, .
41 EF STEQ 2270/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2275/3588 0/5 ASLink-PT-06b-CTLFireability-14 227580761 t fired, 3954437 attempts, .
41 EF STEQ 2275/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2280/3588 0/5 ASLink-PT-06b-CTLFireability-14 228083196 t fired, 3963241 attempts, .
41 EF STEQ 2280/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2285/3588 0/5 ASLink-PT-06b-CTLFireability-14 228587841 t fired, 3972110 attempts, .
41 EF STEQ 2285/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2290/3588 0/5 ASLink-PT-06b-CTLFireability-14 229089972 t fired, 3981059 attempts, .
41 EF STEQ 2290/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2295/3588 0/5 ASLink-PT-06b-CTLFireability-14 229593378 t fired, 3990066 attempts, .
41 EF STEQ 2295/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2300/3588 0/5 ASLink-PT-06b-CTLFireability-14 230091299 t fired, 3998670 attempts, .
41 EF STEQ 2300/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2305/3588 0/5 ASLink-PT-06b-CTLFireability-14 230587802 t fired, 4007273 attempts, .
41 EF STEQ 2305/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2310/3588 0/5 ASLink-PT-06b-CTLFireability-14 231092748 t fired, 4016281 attempts, .
41 EF STEQ 2310/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2315/3588 0/5 ASLink-PT-06b-CTLFireability-14 231590144 t fired, 4025029 attempts, .
41 EF STEQ 2315/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2320/3588 0/5 ASLink-PT-06b-CTLFireability-14 232088933 t fired, 4033725 attempts, .
41 EF STEQ 2320/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2325/3588 0/5 ASLink-PT-06b-CTLFireability-14 232592292 t fired, 4042697 attempts, .
41 EF STEQ 2325/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2330/3588 0/5 ASLink-PT-06b-CTLFireability-14 233092855 t fired, 4051544 attempts, .
41 EF STEQ 2330/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2335/3588 0/5 ASLink-PT-06b-CTLFireability-14 233595145 t fired, 4060456 attempts, .
41 EF STEQ 2335/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2340/3588 0/5 ASLink-PT-06b-CTLFireability-14 234095511 t fired, 4069068 attempts, .
41 EF STEQ 2340/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2345/3588 0/5 ASLink-PT-06b-CTLFireability-14 234596234 t fired, 4077792 attempts, .
41 EF STEQ 2345/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2350/3588 0/5 ASLink-PT-06b-CTLFireability-14 235099263 t fired, 4086309 attempts, .
41 EF STEQ 2350/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2355/3588 0/5 ASLink-PT-06b-CTLFireability-14 235602739 t fired, 4095300 attempts, .
41 EF STEQ 2355/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2360/3588 0/5 ASLink-PT-06b-CTLFireability-14 236101837 t fired, 4103881 attempts, .
41 EF STEQ 2360/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2365/3588 0/5 ASLink-PT-06b-CTLFireability-14 236602251 t fired, 4112774 attempts, .
41 EF STEQ 2365/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2370/3588 0/5 ASLink-PT-06b-CTLFireability-14 237105708 t fired, 4121571 attempts, .
41 EF STEQ 2370/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2375/3588 0/5 ASLink-PT-06b-CTLFireability-14 237600918 t fired, 4130198 attempts, .
41 EF STEQ 2375/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2380/3588 0/5 ASLink-PT-06b-CTLFireability-14 238104762 t fired, 4138992 attempts, .
41 EF STEQ 2380/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2385/3588 0/5 ASLink-PT-06b-CTLFireability-14 238602585 t fired, 4147640 attempts, .
41 EF STEQ 2385/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2390/3588 0/5 ASLink-PT-06b-CTLFireability-14 239104147 t fired, 4156499 attempts, .
41 EF STEQ 2390/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2395/3588 0/5 ASLink-PT-06b-CTLFireability-14 239607787 t fired, 4165557 attempts, .
41 EF STEQ 2395/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2400/3588 0/5 ASLink-PT-06b-CTLFireability-14 240110648 t fired, 4174270 attempts, .
41 EF STEQ 2400/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2405/3588 0/5 ASLink-PT-06b-CTLFireability-14 240610225 t fired, 4182956 attempts, .
41 EF STEQ 2405/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2410/3588 0/5 ASLink-PT-06b-CTLFireability-14 241109175 t fired, 4191675 attempts, .
41 EF STEQ 2410/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2415/3588 0/5 ASLink-PT-06b-CTLFireability-14 241610667 t fired, 4200260 attempts, .
41 EF STEQ 2415/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2420/3588 0/5 ASLink-PT-06b-CTLFireability-14 242113484 t fired, 4209103 attempts, .
41 EF STEQ 2420/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2425/3588 0/5 ASLink-PT-06b-CTLFireability-14 242615899 t fired, 4217889 attempts, .
41 EF STEQ 2425/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2430/3588 0/5 ASLink-PT-06b-CTLFireability-14 243113734 t fired, 4226405 attempts, .
41 EF STEQ 2430/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2435/3588 0/5 ASLink-PT-06b-CTLFireability-14 243616746 t fired, 4235102 attempts, .
41 EF STEQ 2435/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2440/3588 0/5 ASLink-PT-06b-CTLFireability-14 244121743 t fired, 4244211 attempts, .
41 EF STEQ 2440/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2445/3588 0/5 ASLink-PT-06b-CTLFireability-14 244622733 t fired, 4253037 attempts, .
41 EF STEQ 2445/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2450/3588 0/5 ASLink-PT-06b-CTLFireability-14 245119605 t fired, 4261523 attempts, .
41 EF STEQ 2450/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2455/3588 0/5 ASLink-PT-06b-CTLFireability-14 245617385 t fired, 4270215 attempts, .
41 EF STEQ 2455/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2460/3588 0/5 ASLink-PT-06b-CTLFireability-14 246117170 t fired, 4279034 attempts, .
41 EF STEQ 2460/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2465/3588 0/5 ASLink-PT-06b-CTLFireability-14 246616480 t fired, 4287665 attempts, .
41 EF STEQ 2465/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2470/3588 0/5 ASLink-PT-06b-CTLFireability-14 247122044 t fired, 4296575 attempts, .
41 EF STEQ 2470/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2475/3588 0/5 ASLink-PT-06b-CTLFireability-14 247628628 t fired, 4305630 attempts, .
41 EF STEQ 2475/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2480/3588 0/5 ASLink-PT-06b-CTLFireability-14 248128669 t fired, 4314375 attempts, .
41 EF STEQ 2480/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2485/3588 0/5 ASLink-PT-06b-CTLFireability-14 248623845 t fired, 4322970 attempts, .
41 EF STEQ 2485/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2490/3588 0/5 ASLink-PT-06b-CTLFireability-14 249127909 t fired, 4332058 attempts, .
41 EF STEQ 2490/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2495/3588 0/5 ASLink-PT-06b-CTLFireability-14 249629738 t fired, 4340926 attempts, .
41 EF STEQ 2495/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2500/3588 0/5 ASLink-PT-06b-CTLFireability-14 250130729 t fired, 4349541 attempts, .
41 EF STEQ 2500/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2505/3588 0/5 ASLink-PT-06b-CTLFireability-14 250631734 t fired, 4358363 attempts, .
41 EF STEQ 2505/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2510/3588 0/5 ASLink-PT-06b-CTLFireability-14 251136800 t fired, 4367103 attempts, .
41 EF STEQ 2510/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2515/3588 0/5 ASLink-PT-06b-CTLFireability-14 251633486 t fired, 4375791 attempts, .
41 EF STEQ 2515/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2520/3588 0/5 ASLink-PT-06b-CTLFireability-14 252133611 t fired, 4384492 attempts, .
41 EF STEQ 2520/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2525/3588 0/5 ASLink-PT-06b-CTLFireability-14 252637679 t fired, 4393346 attempts, .
41 EF STEQ 2525/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2530/3588 0/5 ASLink-PT-06b-CTLFireability-14 253137559 t fired, 4402160 attempts, .
41 EF STEQ 2530/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2535/3588 0/5 ASLink-PT-06b-CTLFireability-14 253639999 t fired, 4410939 attempts, .
41 EF STEQ 2535/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2540/3588 0/5 ASLink-PT-06b-CTLFireability-14 254145917 t fired, 4419613 attempts, .
41 EF STEQ 2540/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2545/3588 0/5 ASLink-PT-06b-CTLFireability-14 254650679 t fired, 4428665 attempts, .
41 EF STEQ 2545/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2550/3588 0/5 ASLink-PT-06b-CTLFireability-14 255150498 t fired, 4437418 attempts, .
41 EF STEQ 2550/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2555/3588 0/5 ASLink-PT-06b-CTLFireability-14 255653454 t fired, 4446109 attempts, .
41 EF STEQ 2555/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2560/3588 0/5 ASLink-PT-06b-CTLFireability-14 256155792 t fired, 4454976 attempts, .
41 EF STEQ 2560/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2565/3588 0/5 ASLink-PT-06b-CTLFireability-14 256653534 t fired, 4463634 attempts, .
41 EF STEQ 2565/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2570/3588 0/5 ASLink-PT-06b-CTLFireability-14 257150967 t fired, 4472403 attempts, .
41 EF STEQ 2570/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2575/3588 0/5 ASLink-PT-06b-CTLFireability-14 257646152 t fired, 4481320 attempts, .
41 EF STEQ 2575/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2580/3588 0/5 ASLink-PT-06b-CTLFireability-14 258142877 t fired, 4490123 attempts, .
41 EF STEQ 2580/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2585/3588 0/5 ASLink-PT-06b-CTLFireability-14 258637330 t fired, 4498633 attempts, .
41 EF STEQ 2585/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2590/3588 0/5 ASLink-PT-06b-CTLFireability-14 259128213 t fired, 4507189 attempts, .
41 EF STEQ 2590/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2595/3588 0/5 ASLink-PT-06b-CTLFireability-14 259617411 t fired, 4515689 attempts, .
41 EF STEQ 2595/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2600/3588 0/5 ASLink-PT-06b-CTLFireability-14 260109740 t fired, 4524276 attempts, .
41 EF STEQ 2600/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2605/3588 0/5 ASLink-PT-06b-CTLFireability-14 260607160 t fired, 4533068 attempts, .
41 EF STEQ 2605/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2610/3588 0/5 ASLink-PT-06b-CTLFireability-14 261107531 t fired, 4541970 attempts, .
41 EF STEQ 2610/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2615/3588 0/5 ASLink-PT-06b-CTLFireability-14 261608028 t fired, 4550377 attempts, .
41 EF STEQ 2615/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2620/3588 0/5 ASLink-PT-06b-CTLFireability-14 262105084 t fired, 4559042 attempts, .
41 EF STEQ 2620/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2625/3588 0/5 ASLink-PT-06b-CTLFireability-14 262601156 t fired, 4567557 attempts, .
41 EF STEQ 2625/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2630/3588 0/5 ASLink-PT-06b-CTLFireability-14 263099827 t fired, 4576323 attempts, .
41 EF STEQ 2630/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2635/3588 0/5 ASLink-PT-06b-CTLFireability-14 263593291 t fired, 4585026 attempts, .
41 EF STEQ 2635/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2640/3588 0/5 ASLink-PT-06b-CTLFireability-14 264086755 t fired, 4593677 attempts, .
41 EF STEQ 2640/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2645/3588 0/5 ASLink-PT-06b-CTLFireability-14 264583749 t fired, 4602258 attempts, .
41 EF STEQ 2645/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2650/3588 0/5 ASLink-PT-06b-CTLFireability-14 265089086 t fired, 4611239 attempts, .
41 EF STEQ 2650/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2655/3588 0/5 ASLink-PT-06b-CTLFireability-14 265581888 t fired, 4619553 attempts, .
41 EF STEQ 2655/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2660/3588 0/5 ASLink-PT-06b-CTLFireability-14 266069976 t fired, 4628052 attempts, .
41 EF STEQ 2660/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2665/3588 0/5 ASLink-PT-06b-CTLFireability-14 266560268 t fired, 4636722 attempts, .
41 EF STEQ 2665/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2670/3588 0/5 ASLink-PT-06b-CTLFireability-14 267054780 t fired, 4645516 attempts, .
41 EF STEQ 2670/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2675/3588 0/5 ASLink-PT-06b-CTLFireability-14 267556007 t fired, 4654359 attempts, .
41 EF STEQ 2675/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2680/3588 0/5 ASLink-PT-06b-CTLFireability-14 268056705 t fired, 4663095 attempts, .
41 EF STEQ 2680/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2685/3588 0/5 ASLink-PT-06b-CTLFireability-14 268559143 t fired, 4671750 attempts, .
41 EF STEQ 2685/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2690/3588 0/5 ASLink-PT-06b-CTLFireability-14 269059889 t fired, 4680651 attempts, .
41 EF STEQ 2690/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2695/3588 0/5 ASLink-PT-06b-CTLFireability-14 269557740 t fired, 4689311 attempts, .
41 EF STEQ 2695/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2700/3588 0/5 ASLink-PT-06b-CTLFireability-14 270053382 t fired, 4698153 attempts, .
41 EF STEQ 2700/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2705/3588 0/5 ASLink-PT-06b-CTLFireability-14 270549000 t fired, 4706799 attempts, .
41 EF STEQ 2705/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2710/3588 0/5 ASLink-PT-06b-CTLFireability-14 271046555 t fired, 4715499 attempts, .
41 EF STEQ 2710/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2715/3588 0/5 ASLink-PT-06b-CTLFireability-14 271543304 t fired, 4724106 attempts, .
41 EF STEQ 2715/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2720/3588 0/5 ASLink-PT-06b-CTLFireability-14 272035984 t fired, 4732647 attempts, .
41 EF STEQ 2720/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2725/3588 0/5 ASLink-PT-06b-CTLFireability-14 272536541 t fired, 4741356 attempts, .
41 EF STEQ 2725/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2730/3588 0/5 ASLink-PT-06b-CTLFireability-14 273035281 t fired, 4750126 attempts, .
41 EF STEQ 2730/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2735/3588 0/5 ASLink-PT-06b-CTLFireability-14 273531333 t fired, 4758601 attempts, .
41 EF STEQ 2735/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2740/3588 0/5 ASLink-PT-06b-CTLFireability-14 274031035 t fired, 4767183 attempts, .
41 EF STEQ 2740/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2745/3588 0/5 ASLink-PT-06b-CTLFireability-14 274528989 t fired, 4775977 attempts, .
41 EF STEQ 2745/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2750/3588 0/5 ASLink-PT-06b-CTLFireability-14 275028376 t fired, 4784512 attempts, .
41 EF STEQ 2750/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2755/3588 0/5 ASLink-PT-06b-CTLFireability-14 275531980 t fired, 4793407 attempts, .
41 EF STEQ 2755/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2760/3588 0/5 ASLink-PT-06b-CTLFireability-14 276034044 t fired, 4802272 attempts, .
41 EF STEQ 2760/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2765/3588 0/5 ASLink-PT-06b-CTLFireability-14 276534109 t fired, 4811098 attempts, .
41 EF STEQ 2765/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2770/3588 0/5 ASLink-PT-06b-CTLFireability-14 277037674 t fired, 4819995 attempts, .
41 EF STEQ 2770/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2775/3588 0/5 ASLink-PT-06b-CTLFireability-14 277535977 t fired, 4828799 attempts, .
41 EF STEQ 2775/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2780/3588 0/5 ASLink-PT-06b-CTLFireability-14 278035304 t fired, 4837730 attempts, .
41 EF STEQ 2780/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2785/3588 0/5 ASLink-PT-06b-CTLFireability-14 278535965 t fired, 4846603 attempts, .
41 EF STEQ 2785/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2790/3588 0/5 ASLink-PT-06b-CTLFireability-14 279032941 t fired, 4854945 attempts, .
41 EF STEQ 2790/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2795/3588 0/5 ASLink-PT-06b-CTLFireability-14 279533203 t fired, 4863669 attempts, .
41 EF STEQ 2795/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2800/3588 0/5 ASLink-PT-06b-CTLFireability-14 280034184 t fired, 4872553 attempts, .
41 EF STEQ 2800/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2805/3588 0/5 ASLink-PT-06b-CTLFireability-14 280537782 t fired, 4881796 attempts, .
41 EF STEQ 2805/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2810/3588 0/5 ASLink-PT-06b-CTLFireability-14 281036560 t fired, 4890434 attempts, .
41 EF STEQ 2810/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2815/3588 0/5 ASLink-PT-06b-CTLFireability-14 281527787 t fired, 4898931 attempts, .
41 EF STEQ 2815/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2820/3588 0/5 ASLink-PT-06b-CTLFireability-14 282020188 t fired, 4907704 attempts, .
41 EF STEQ 2820/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2825/3588 0/5 ASLink-PT-06b-CTLFireability-14 282515176 t fired, 4916506 attempts, .
41 EF STEQ 2825/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2830/3588 0/5 ASLink-PT-06b-CTLFireability-14 283005551 t fired, 4925213 attempts, .
41 EF STEQ 2830/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2835/3588 0/5 ASLink-PT-06b-CTLFireability-14 283496752 t fired, 4933598 attempts, .
41 EF STEQ 2835/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2840/3588 0/5 ASLink-PT-06b-CTLFireability-14 283986077 t fired, 4942048 attempts, .
41 EF STEQ 2840/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2845/3588 0/5 ASLink-PT-06b-CTLFireability-14 284473167 t fired, 4950428 attempts, .
41 EF STEQ 2845/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2850/3588 0/5 ASLink-PT-06b-CTLFireability-14 284966888 t fired, 4959184 attempts, .
41 EF STEQ 2850/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2855/3588 0/5 ASLink-PT-06b-CTLFireability-14 285459567 t fired, 4967634 attempts, .
41 EF STEQ 2855/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2860/3588 0/5 ASLink-PT-06b-CTLFireability-14 285959499 t fired, 4976290 attempts, .
41 EF STEQ 2860/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2865/3588 0/5 ASLink-PT-06b-CTLFireability-14 286460623 t fired, 4985192 attempts, .
41 EF STEQ 2865/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2870/3588 0/5 ASLink-PT-06b-CTLFireability-14 286955888 t fired, 4993878 attempts, .
41 EF STEQ 2870/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2875/3588 0/5 ASLink-PT-06b-CTLFireability-14 287453858 t fired, 5002777 attempts, .
41 EF STEQ 2875/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-14: DISJ 0 0 2 0 3 0 2 0
ASLink-PT-06b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 EF FNDP 2880/3588 0/5 ASLink-PT-06b-CTLFireability-14 287949568 t fired, 5011554 attempts, .
41 EF STEQ 2880/3588 0/5 ASLink-PT-06b-CTLFireability-14 sara is running.
Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-06b-CTLFireability-00: CTL false CTL model checker
ASLink-PT-06b-CTLFireability-08: EG true state space / EG
ASLink-PT-06b-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ASLink-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-06b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ASLink-PT-06b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595000098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-06b.tgz
mv ASLink-PT-06b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;