fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r007-oct2-167813594900026
Last Updated
May 14, 2023

About the Execution of LoLa+red for ASLink-PT-02a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1163.235 3600000.00 227158.00 70.00 T?TTTTTTTTFT?TFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813594900026.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ASLink-PT-02a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813594900026
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 672K
-rw-r--r-- 1 mcc users 7.9K Feb 26 13:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 13:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Feb 26 13:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Feb 26 13:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Feb 26 13:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 26 13:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 13:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 13:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 279K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-02a-CTLFireability-00
FORMULA_NAME ASLink-PT-02a-CTLFireability-01
FORMULA_NAME ASLink-PT-02a-CTLFireability-02
FORMULA_NAME ASLink-PT-02a-CTLFireability-03
FORMULA_NAME ASLink-PT-02a-CTLFireability-04
FORMULA_NAME ASLink-PT-02a-CTLFireability-05
FORMULA_NAME ASLink-PT-02a-CTLFireability-06
FORMULA_NAME ASLink-PT-02a-CTLFireability-07
FORMULA_NAME ASLink-PT-02a-CTLFireability-08
FORMULA_NAME ASLink-PT-02a-CTLFireability-09
FORMULA_NAME ASLink-PT-02a-CTLFireability-10
FORMULA_NAME ASLink-PT-02a-CTLFireability-11
FORMULA_NAME ASLink-PT-02a-CTLFireability-12
FORMULA_NAME ASLink-PT-02a-CTLFireability-13
FORMULA_NAME ASLink-PT-02a-CTLFireability-14
FORMULA_NAME ASLink-PT-02a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678334381131

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ASLink-PT-02a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 03:59:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 03:59:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 03:59:43] [INFO ] Load time of PNML (sax parser for PT used): 75 ms
[2023-03-09 03:59:43] [INFO ] Transformed 626 places.
[2023-03-09 03:59:43] [INFO ] Transformed 1008 transitions.
[2023-03-09 03:59:43] [INFO ] Found NUPN structural information;
[2023-03-09 03:59:43] [INFO ] Parsed PT model containing 626 places and 1008 transitions and 3820 arcs in 220 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 17 ms.
Ensure Unique test removed 10 transitions
Reduce redundant transitions removed 10 transitions.
Support contains 120 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 998/998 transitions.
Ensure Unique test removed 7 places
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 615 transition count 998
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 16 place count 610 transition count 988
Ensure Unique test removed 1 places
Iterating global reduction 1 with 6 rules applied. Total rules applied 22 place count 609 transition count 988
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 24 place count 609 transition count 986
Applied a total of 24 rules in 84 ms. Remains 609 /626 variables (removed 17) and now considering 986/998 (removed 12) transitions.
// Phase 1: matrix 986 rows 609 cols
[2023-03-09 03:59:44] [INFO ] Computed 106 place invariants in 37 ms
[2023-03-09 03:59:44] [INFO ] Implicit Places using invariants in 638 ms returned [1, 19, 20, 23, 33, 51, 69, 198, 214, 219, 220, 258, 393, 405, 410, 411, 452, 470, 471, 472, 473, 490, 498, 506, 512, 518, 524, 530, 538, 544, 550, 558]
Discarding 32 places :
Implicit Place search using SMT only with invariants took 683 ms to find 32 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 577/626 places, 986/998 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 565 transition count 974
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 565 transition count 974
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 32 place count 557 transition count 966
Iterating global reduction 0 with 8 rules applied. Total rules applied 40 place count 557 transition count 966
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 43 place count 554 transition count 963
Iterating global reduction 0 with 3 rules applied. Total rules applied 46 place count 554 transition count 963
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 553 transition count 962
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 553 transition count 962
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 552 transition count 961
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 552 transition count 961
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 551 transition count 960
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 551 transition count 960
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 53 place count 550 transition count 959
Iterating global reduction 0 with 1 rules applied. Total rules applied 54 place count 550 transition count 959
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 55 place count 549 transition count 958
Iterating global reduction 0 with 1 rules applied. Total rules applied 56 place count 549 transition count 958
Applied a total of 56 rules in 154 ms. Remains 549 /577 variables (removed 28) and now considering 958/986 (removed 28) transitions.
// Phase 1: matrix 958 rows 549 cols
[2023-03-09 03:59:45] [INFO ] Computed 74 place invariants in 12 ms
[2023-03-09 03:59:45] [INFO ] Implicit Places using invariants in 231 ms returned []
[2023-03-09 03:59:45] [INFO ] Invariant cache hit.
[2023-03-09 03:59:46] [INFO ] Implicit Places using invariants and state equation in 976 ms returned []
Implicit Place search using SMT with State Equation took 1210 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 549/626 places, 958/998 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2132 ms. Remains : 549/626 places, 958/998 transitions.
Support contains 120 out of 549 places after structural reductions.
[2023-03-09 03:59:46] [INFO ] Flatten gal took : 119 ms
[2023-03-09 03:59:46] [INFO ] Flatten gal took : 60 ms
[2023-03-09 03:59:46] [INFO ] Input system was already deterministic with 958 transitions.
Incomplete random walk after 10000 steps, including 117 resets, run finished after 448 ms. (steps per millisecond=22 ) properties (out of 65) seen :26
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :0
Running SMT prover for 39 properties.
[2023-03-09 03:59:47] [INFO ] Invariant cache hit.
[2023-03-09 03:59:48] [INFO ] After 533ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:39
[2023-03-09 03:59:49] [INFO ] [Nat]Absence check using 14 positive place invariants in 16 ms returned sat
[2023-03-09 03:59:49] [INFO ] [Nat]Absence check using 14 positive and 60 generalized place invariants in 59 ms returned sat
[2023-03-09 04:00:10] [INFO ] After 20962ms SMT Verify possible using state equation in natural domain returned unsat :31 sat :8
[2023-03-09 04:00:11] [INFO ] Deduced a trap composed of 120 places in 484 ms of which 7 ms to minimize.
[2023-03-09 04:00:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 575 ms
[2023-03-09 04:00:13] [INFO ] Deduced a trap composed of 57 places in 333 ms of which 4 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-09 04:00:13] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-09 04:00:13] [INFO ] After 25110ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:39
Fused 39 Parikh solutions to 8 different solutions.
Parikh walk visited 0 properties in 185 ms.
Support contains 20 out of 549 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 549/549 places, 958/958 transitions.
Drop transitions removed 61 transitions
Trivial Post-agglo rules discarded 61 transitions
Performed 61 trivial Post agglomeration. Transition count delta: 61
Iterating post reduction 0 with 61 rules applied. Total rules applied 61 place count 549 transition count 897
Reduce places removed 61 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 1 with 66 rules applied. Total rules applied 127 place count 488 transition count 892
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 132 place count 483 transition count 892
Performed 62 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 62 Pre rules applied. Total rules applied 132 place count 483 transition count 830
Deduced a syphon composed of 62 places in 1 ms
Ensure Unique test removed 20 places
Reduce places removed 82 places and 0 transitions.
Iterating global reduction 3 with 144 rules applied. Total rules applied 276 place count 401 transition count 830
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 277 place count 401 transition count 829
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 278 place count 400 transition count 829
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 7 Pre rules applied. Total rules applied 278 place count 400 transition count 822
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 5 with 14 rules applied. Total rules applied 292 place count 393 transition count 822
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 296 place count 389 transition count 810
Iterating global reduction 5 with 4 rules applied. Total rules applied 300 place count 389 transition count 810
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 5 rules applied. Total rules applied 305 place count 385 transition count 809
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 306 place count 384 transition count 809
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 306 place count 384 transition count 808
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 308 place count 383 transition count 808
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 315 place count 376 transition count 794
Iterating global reduction 7 with 7 rules applied. Total rules applied 322 place count 376 transition count 794
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 1 rules applied. Total rules applied 323 place count 376 transition count 793
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 324 place count 375 transition count 793
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 328 place count 371 transition count 782
Iterating global reduction 9 with 4 rules applied. Total rules applied 332 place count 371 transition count 782
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 336 place count 367 transition count 771
Iterating global reduction 9 with 4 rules applied. Total rules applied 340 place count 367 transition count 771
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 9 with 3 rules applied. Total rules applied 343 place count 367 transition count 768
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 344 place count 366 transition count 760
Iterating global reduction 10 with 1 rules applied. Total rules applied 345 place count 366 transition count 760
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 346 place count 365 transition count 752
Iterating global reduction 10 with 1 rules applied. Total rules applied 347 place count 365 transition count 752
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 348 place count 364 transition count 744
Iterating global reduction 10 with 1 rules applied. Total rules applied 349 place count 364 transition count 744
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 350 place count 363 transition count 736
Iterating global reduction 10 with 1 rules applied. Total rules applied 351 place count 363 transition count 736
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 352 place count 362 transition count 728
Iterating global reduction 10 with 1 rules applied. Total rules applied 353 place count 362 transition count 728
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 354 place count 361 transition count 720
Iterating global reduction 10 with 1 rules applied. Total rules applied 355 place count 361 transition count 720
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 356 place count 360 transition count 712
Iterating global reduction 10 with 1 rules applied. Total rules applied 357 place count 360 transition count 712
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 358 place count 359 transition count 704
Iterating global reduction 10 with 1 rules applied. Total rules applied 359 place count 359 transition count 704
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 360 place count 358 transition count 696
Iterating global reduction 10 with 1 rules applied. Total rules applied 361 place count 358 transition count 696
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 362 place count 357 transition count 688
Iterating global reduction 10 with 1 rules applied. Total rules applied 363 place count 357 transition count 688
Performed 27 Post agglomeration using F-continuation condition.Transition count delta: 27
Deduced a syphon composed of 27 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 10 with 55 rules applied. Total rules applied 418 place count 329 transition count 661
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 419 place count 328 transition count 660
Iterating global reduction 10 with 1 rules applied. Total rules applied 420 place count 328 transition count 660
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 420 place count 328 transition count 659
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 422 place count 327 transition count 659
Free-agglomeration rule applied 2 times.
Iterating global reduction 10 with 2 rules applied. Total rules applied 424 place count 327 transition count 657
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 426 place count 325 transition count 657
Free-agglomeration rule (complex) applied 4 times.
Iterating global reduction 11 with 4 rules applied. Total rules applied 430 place count 325 transition count 653
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 11 with 4 rules applied. Total rules applied 434 place count 321 transition count 653
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 12 with 4 rules applied. Total rules applied 438 place count 321 transition count 653
Applied a total of 438 rules in 196 ms. Remains 321 /549 variables (removed 228) and now considering 653/958 (removed 305) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 196 ms. Remains : 321/549 places, 653/958 transitions.
Incomplete random walk after 10000 steps, including 162 resets, run finished after 253 ms. (steps per millisecond=39 ) properties (out of 8) seen :2
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 6) seen :2
Incomplete Best-First random walk after 10001 steps, including 62 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 67 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 653 rows 321 cols
[2023-03-09 04:00:14] [INFO ] Computed 49 place invariants in 17 ms
[2023-03-09 04:00:14] [INFO ] [Real]Absence check using 11 positive place invariants in 2 ms returned sat
[2023-03-09 04:00:14] [INFO ] [Real]Absence check using 11 positive and 38 generalized place invariants in 8 ms returned sat
[2023-03-09 04:00:14] [INFO ] After 269ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-09 04:00:14] [INFO ] [Nat]Absence check using 11 positive place invariants in 3 ms returned sat
[2023-03-09 04:00:14] [INFO ] [Nat]Absence check using 11 positive and 38 generalized place invariants in 9 ms returned sat
[2023-03-09 04:00:18] [INFO ] After 4142ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-09 04:00:18] [INFO ] State equation strengthened by 7 read => feed constraints.
[2023-03-09 04:00:21] [INFO ] After 2859ms SMT Verify possible using 7 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-09 04:00:22] [INFO ] After 3269ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 2784 ms.
[2023-03-09 04:00:24] [INFO ] After 10305ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 280 ms.
Support contains 8 out of 321 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 321/321 places, 653/653 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 320 transition count 651
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 5 place count 318 transition count 651
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 5 place count 318 transition count 649
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 9 place count 316 transition count 649
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 2 with 1 rules applied. Total rules applied 10 place count 315 transition count 649
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 12 place count 313 transition count 635
Iterating global reduction 3 with 2 rules applied. Total rules applied 14 place count 313 transition count 635
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 15 place count 312 transition count 635
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 16 place count 311 transition count 627
Iterating global reduction 4 with 1 rules applied. Total rules applied 17 place count 311 transition count 627
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 18 place count 310 transition count 619
Iterating global reduction 4 with 1 rules applied. Total rules applied 19 place count 310 transition count 619
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 29 place count 305 transition count 614
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 30 place count 304 transition count 613
Iterating global reduction 4 with 1 rules applied. Total rules applied 31 place count 304 transition count 613
Free-agglomeration rule applied 2 times.
Iterating global reduction 4 with 2 rules applied. Total rules applied 33 place count 304 transition count 611
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 35 place count 302 transition count 611
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 36 place count 302 transition count 610
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 38 place count 302 transition count 610
Applied a total of 38 rules in 80 ms. Remains 302 /321 variables (removed 19) and now considering 610/653 (removed 43) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 80 ms. Remains : 302/321 places, 610/653 transitions.
Incomplete random walk after 10000 steps, including 188 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 51 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 65 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 67 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 791617 steps, run timeout after 3001 ms. (steps per millisecond=263 ) properties seen :{0=1, 2=1}
Probabilistic random walk after 791617 steps, saw 428665 distinct states, run finished after 3003 ms. (steps per millisecond=263 ) properties seen :2
Running SMT prover for 1 properties.
// Phase 1: matrix 610 rows 302 cols
[2023-03-09 04:00:28] [INFO ] Computed 46 place invariants in 9 ms
[2023-03-09 04:00:28] [INFO ] [Real]Absence check using 12 positive place invariants in 4 ms returned sat
[2023-03-09 04:00:28] [INFO ] [Real]Absence check using 12 positive and 34 generalized place invariants in 10 ms returned sat
[2023-03-09 04:00:28] [INFO ] After 302ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 04:00:28] [INFO ] [Nat]Absence check using 12 positive place invariants in 3 ms returned sat
[2023-03-09 04:00:28] [INFO ] [Nat]Absence check using 12 positive and 34 generalized place invariants in 16 ms returned sat
[2023-03-09 04:00:30] [INFO ] After 1816ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 04:00:30] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-03-09 04:00:32] [INFO ] After 2215ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-09 04:00:33] [INFO ] After 2348ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 68 ms.
[2023-03-09 04:00:33] [INFO ] After 4335ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 3 out of 302 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 302/302 places, 610/610 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 302 transition count 609
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 301 transition count 609
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 301 transition count 608
Deduced a syphon composed of 1 places in 2 ms
Ensure Unique test removed 1 places
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 5 place count 299 transition count 608
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 6 place count 299 transition count 607
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 7 place count 298 transition count 607
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 8 place count 297 transition count 606
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 10 place count 295 transition count 606
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 10 place count 295 transition count 602
Deduced a syphon composed of 4 places in 2 ms
Ensure Unique test removed 2 places
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 20 place count 289 transition count 602
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 22 place count 287 transition count 600
Iterating global reduction 4 with 2 rules applied. Total rules applied 24 place count 287 transition count 600
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 26 place count 287 transition count 598
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 28 place count 286 transition count 597
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 29 place count 286 transition count 596
Applied a total of 29 rules in 92 ms. Remains 286 /302 variables (removed 16) and now considering 596/610 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 92 ms. Remains : 286/302 places, 596/610 transitions.
Incomplete random walk after 10000 steps, including 179 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 78 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 880288 steps, run timeout after 3001 ms. (steps per millisecond=293 ) properties seen :{}
Probabilistic random walk after 880288 steps, saw 400115 distinct states, run finished after 3002 ms. (steps per millisecond=293 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 596 rows 286 cols
[2023-03-09 04:00:36] [INFO ] Computed 41 place invariants in 8 ms
[2023-03-09 04:00:36] [INFO ] [Real]Absence check using 12 positive place invariants in 79 ms returned sat
[2023-03-09 04:00:36] [INFO ] [Real]Absence check using 12 positive and 29 generalized place invariants in 90 ms returned sat
[2023-03-09 04:00:36] [INFO ] After 543ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 04:00:36] [INFO ] [Nat]Absence check using 12 positive place invariants in 5 ms returned sat
[2023-03-09 04:00:36] [INFO ] [Nat]Absence check using 12 positive and 29 generalized place invariants in 9 ms returned sat
[2023-03-09 04:00:38] [INFO ] After 1411ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 04:00:38] [INFO ] After 1466ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 667 ms.
[2023-03-09 04:00:39] [INFO ] After 2211ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 24 ms.
Support contains 3 out of 286 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 286/286 places, 596/596 transitions.
Applied a total of 0 rules in 22 ms. Remains 286 /286 variables (removed 0) and now considering 596/596 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 22 ms. Remains : 286/286 places, 596/596 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 286/286 places, 596/596 transitions.
Applied a total of 0 rules in 14 ms. Remains 286 /286 variables (removed 0) and now considering 596/596 (removed 0) transitions.
[2023-03-09 04:00:39] [INFO ] Invariant cache hit.
[2023-03-09 04:00:39] [INFO ] Implicit Places using invariants in 312 ms returned [72, 89, 95, 98, 100, 101, 112, 130, 166, 191, 199, 206, 207, 208, 219, 237, 282]
Discarding 17 places :
Implicit Place search using SMT only with invariants took 314 ms to find 17 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 269/286 places, 596/596 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 269 transition count 583
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 26 place count 256 transition count 583
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 32 place count 250 transition count 577
Iterating global reduction 2 with 6 rules applied. Total rules applied 38 place count 250 transition count 577
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 40 place count 248 transition count 575
Iterating global reduction 2 with 2 rules applied. Total rules applied 42 place count 248 transition count 575
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 43 place count 247 transition count 574
Iterating global reduction 2 with 1 rules applied. Total rules applied 44 place count 247 transition count 574
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 78 place count 230 transition count 557
Free-agglomeration rule applied 6 times.
Iterating global reduction 2 with 6 rules applied. Total rules applied 84 place count 230 transition count 551
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 90 place count 224 transition count 551
Free-agglomeration rule (complex) applied 4 times.
Iterating global reduction 3 with 4 rules applied. Total rules applied 94 place count 224 transition count 547
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 98 place count 220 transition count 547
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 99 place count 220 transition count 547
Applied a total of 99 rules in 55 ms. Remains 220 /269 variables (removed 49) and now considering 547/596 (removed 49) transitions.
// Phase 1: matrix 547 rows 220 cols
[2023-03-09 04:00:39] [INFO ] Computed 24 place invariants in 7 ms
[2023-03-09 04:00:39] [INFO ] Implicit Places using invariants in 165 ms returned [89, 90]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 167 ms to find 2 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 218/286 places, 547/596 transitions.
Applied a total of 0 rules in 7 ms. Remains 218 /218 variables (removed 0) and now considering 547/547 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 3 iterations and 557 ms. Remains : 218/286 places, 547/596 transitions.
Incomplete random walk after 10000 steps, including 249 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 94 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Finished probabilistic random walk after 505397 steps, run visited all 1 properties in 1723 ms. (steps per millisecond=293 )
Probabilistic random walk after 505397 steps, saw 326009 distinct states, run finished after 1723 ms. (steps per millisecond=293 ) properties seen :1
Successfully simplified 31 atomic propositions for a total of 16 simplifications.
FORMULA ASLink-PT-02a-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ASLink-PT-02a-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 04:00:41] [INFO ] Flatten gal took : 42 ms
[2023-03-09 04:00:41] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-09 04:00:41] [INFO ] Flatten gal took : 41 ms
FORMULA ASLink-PT-02a-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 04:00:41] [INFO ] Input system was already deterministic with 958 transitions.
Support contains 53 out of 549 places (down from 61) after GAL structural reductions.
FORMULA ASLink-PT-02a-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 543 transition count 940
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 543 transition count 940
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 15 place count 539 transition count 929
Iterating global reduction 1 with 4 rules applied. Total rules applied 19 place count 539 transition count 929
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 21 place count 537 transition count 920
Iterating global reduction 1 with 2 rules applied. Total rules applied 23 place count 537 transition count 920
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 536 transition count 912
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 536 transition count 912
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 26 place count 535 transition count 904
Iterating global reduction 1 with 1 rules applied. Total rules applied 27 place count 535 transition count 904
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 28 place count 534 transition count 896
Iterating global reduction 1 with 1 rules applied. Total rules applied 29 place count 534 transition count 896
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 533 transition count 888
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 533 transition count 888
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 532 transition count 880
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 532 transition count 880
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 34 place count 531 transition count 872
Iterating global reduction 1 with 1 rules applied. Total rules applied 35 place count 531 transition count 872
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 530 transition count 864
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 530 transition count 864
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 38 place count 529 transition count 856
Iterating global reduction 1 with 1 rules applied. Total rules applied 39 place count 529 transition count 856
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 40 place count 528 transition count 848
Iterating global reduction 1 with 1 rules applied. Total rules applied 41 place count 528 transition count 848
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 42 place count 527 transition count 840
Iterating global reduction 1 with 1 rules applied. Total rules applied 43 place count 527 transition count 840
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 44 place count 526 transition count 832
Iterating global reduction 1 with 1 rules applied. Total rules applied 45 place count 526 transition count 832
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 46 place count 525 transition count 824
Iterating global reduction 1 with 1 rules applied. Total rules applied 47 place count 525 transition count 824
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 48 place count 524 transition count 816
Iterating global reduction 1 with 1 rules applied. Total rules applied 49 place count 524 transition count 816
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 50 place count 523 transition count 808
Iterating global reduction 1 with 1 rules applied. Total rules applied 51 place count 523 transition count 808
Applied a total of 51 rules in 115 ms. Remains 523 /549 variables (removed 26) and now considering 808/958 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 115 ms. Remains : 523/549 places, 808/958 transitions.
[2023-03-09 04:00:41] [INFO ] Flatten gal took : 30 ms
[2023-03-09 04:00:41] [INFO ] Flatten gal took : 31 ms
[2023-03-09 04:00:41] [INFO ] Input system was already deterministic with 808 transitions.
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 543 transition count 940
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 543 transition count 940
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 15 place count 539 transition count 929
Iterating global reduction 1 with 4 rules applied. Total rules applied 19 place count 539 transition count 929
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 21 place count 537 transition count 920
Iterating global reduction 1 with 2 rules applied. Total rules applied 23 place count 537 transition count 920
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 536 transition count 912
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 536 transition count 912
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 26 place count 535 transition count 904
Iterating global reduction 1 with 1 rules applied. Total rules applied 27 place count 535 transition count 904
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 28 place count 534 transition count 896
Iterating global reduction 1 with 1 rules applied. Total rules applied 29 place count 534 transition count 896
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 533 transition count 888
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 533 transition count 888
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 532 transition count 880
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 532 transition count 880
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 34 place count 531 transition count 872
Iterating global reduction 1 with 1 rules applied. Total rules applied 35 place count 531 transition count 872
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 530 transition count 864
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 530 transition count 864
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 38 place count 529 transition count 856
Iterating global reduction 1 with 1 rules applied. Total rules applied 39 place count 529 transition count 856
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 40 place count 528 transition count 848
Iterating global reduction 1 with 1 rules applied. Total rules applied 41 place count 528 transition count 848
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 42 place count 527 transition count 840
Iterating global reduction 1 with 1 rules applied. Total rules applied 43 place count 527 transition count 840
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 44 place count 526 transition count 832
Iterating global reduction 1 with 1 rules applied. Total rules applied 45 place count 526 transition count 832
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 46 place count 525 transition count 824
Iterating global reduction 1 with 1 rules applied. Total rules applied 47 place count 525 transition count 824
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 48 place count 524 transition count 816
Iterating global reduction 1 with 1 rules applied. Total rules applied 49 place count 524 transition count 816
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 50 place count 523 transition count 808
Iterating global reduction 1 with 1 rules applied. Total rules applied 51 place count 523 transition count 808
Applied a total of 51 rules in 111 ms. Remains 523 /549 variables (removed 26) and now considering 808/958 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 111 ms. Remains : 523/549 places, 808/958 transitions.
[2023-03-09 04:00:41] [INFO ] Flatten gal took : 26 ms
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 40 ms
[2023-03-09 04:00:42] [INFO ] Input system was already deterministic with 808 transitions.
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 543 transition count 940
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 543 transition count 940
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 15 place count 539 transition count 929
Iterating global reduction 1 with 4 rules applied. Total rules applied 19 place count 539 transition count 929
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 21 place count 537 transition count 920
Iterating global reduction 1 with 2 rules applied. Total rules applied 23 place count 537 transition count 920
Applied a total of 23 rules in 25 ms. Remains 537 /549 variables (removed 12) and now considering 920/958 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 537/549 places, 920/958 transitions.
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 31 ms
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 36 ms
[2023-03-09 04:00:42] [INFO ] Input system was already deterministic with 920 transitions.
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 544 transition count 949
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 544 transition count 949
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 541 transition count 946
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 541 transition count 946
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 16 place count 540 transition count 945
Iterating global reduction 1 with 1 rules applied. Total rules applied 17 place count 540 transition count 945
Applied a total of 17 rules in 38 ms. Remains 540 /549 variables (removed 9) and now considering 945/958 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 540/549 places, 945/958 transitions.
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 30 ms
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 31 ms
[2023-03-09 04:00:42] [INFO ] Input system was already deterministic with 945 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 72 transitions
Trivial Post-agglo rules discarded 72 transitions
Performed 72 trivial Post agglomeration. Transition count delta: 72
Iterating post reduction 0 with 72 rules applied. Total rules applied 72 place count 548 transition count 886
Reduce places removed 72 places and 0 transitions.
Iterating post reduction 1 with 72 rules applied. Total rules applied 144 place count 476 transition count 886
Performed 65 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 65 Pre rules applied. Total rules applied 144 place count 476 transition count 821
Deduced a syphon composed of 65 places in 1 ms
Ensure Unique test removed 21 places
Reduce places removed 86 places and 0 transitions.
Iterating global reduction 2 with 151 rules applied. Total rules applied 295 place count 390 transition count 821
Discarding 1 places :
Implicit places reduction removed 1 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 2 rules applied. Total rules applied 297 place count 389 transition count 820
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 298 place count 388 transition count 820
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 8 Pre rules applied. Total rules applied 298 place count 388 transition count 812
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 4 with 16 rules applied. Total rules applied 314 place count 380 transition count 812
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 319 place count 375 transition count 794
Iterating global reduction 4 with 5 rules applied. Total rules applied 324 place count 375 transition count 794
Discarding 5 places :
Implicit places reduction removed 5 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 6 rules applied. Total rules applied 330 place count 370 transition count 793
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 331 place count 369 transition count 793
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 331 place count 369 transition count 792
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 333 place count 368 transition count 792
Discarding 7 places :
Symmetric choice reduction at 6 with 7 rule applications. Total rules 340 place count 361 transition count 778
Iterating global reduction 6 with 7 rules applied. Total rules applied 347 place count 361 transition count 778
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 1 rules applied. Total rules applied 348 place count 361 transition count 777
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 349 place count 360 transition count 777
Discarding 4 places :
Symmetric choice reduction at 8 with 4 rule applications. Total rules 353 place count 356 transition count 766
Iterating global reduction 8 with 4 rules applied. Total rules applied 357 place count 356 transition count 766
Discarding 4 places :
Symmetric choice reduction at 8 with 4 rule applications. Total rules 361 place count 352 transition count 755
Iterating global reduction 8 with 4 rules applied. Total rules applied 365 place count 352 transition count 755
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 8 with 3 rules applied. Total rules applied 368 place count 352 transition count 752
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 369 place count 351 transition count 744
Iterating global reduction 9 with 1 rules applied. Total rules applied 370 place count 351 transition count 744
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 371 place count 350 transition count 736
Iterating global reduction 9 with 1 rules applied. Total rules applied 372 place count 350 transition count 736
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 373 place count 349 transition count 728
Iterating global reduction 9 with 1 rules applied. Total rules applied 374 place count 349 transition count 728
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 375 place count 348 transition count 720
Iterating global reduction 9 with 1 rules applied. Total rules applied 376 place count 348 transition count 720
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 377 place count 347 transition count 712
Iterating global reduction 9 with 1 rules applied. Total rules applied 378 place count 347 transition count 712
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 379 place count 346 transition count 704
Iterating global reduction 9 with 1 rules applied. Total rules applied 380 place count 346 transition count 704
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 381 place count 345 transition count 696
Iterating global reduction 9 with 1 rules applied. Total rules applied 382 place count 345 transition count 696
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 383 place count 344 transition count 688
Iterating global reduction 9 with 1 rules applied. Total rules applied 384 place count 344 transition count 688
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 385 place count 343 transition count 680
Iterating global reduction 9 with 1 rules applied. Total rules applied 386 place count 343 transition count 680
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 387 place count 342 transition count 672
Iterating global reduction 9 with 1 rules applied. Total rules applied 388 place count 342 transition count 672
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 389 place count 341 transition count 664
Iterating global reduction 9 with 1 rules applied. Total rules applied 390 place count 341 transition count 664
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 391 place count 340 transition count 656
Iterating global reduction 9 with 1 rules applied. Total rules applied 392 place count 340 transition count 656
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 393 place count 339 transition count 648
Iterating global reduction 9 with 1 rules applied. Total rules applied 394 place count 339 transition count 648
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 9 with 35 rules applied. Total rules applied 429 place count 321 transition count 631
Discarding 2 places :
Symmetric choice reduction at 9 with 2 rule applications. Total rules 431 place count 319 transition count 629
Iterating global reduction 9 with 2 rules applied. Total rules applied 433 place count 319 transition count 629
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 1 Pre rules applied. Total rules applied 433 place count 319 transition count 628
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 435 place count 318 transition count 628
Applied a total of 435 rules in 129 ms. Remains 318 /549 variables (removed 231) and now considering 628/958 (removed 330) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 130 ms. Remains : 318/549 places, 628/958 transitions.
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 18 ms
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 19 ms
[2023-03-09 04:00:42] [INFO ] Input system was already deterministic with 628 transitions.
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 543 transition count 940
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 543 transition count 940
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 14 place count 540 transition count 937
Iterating global reduction 1 with 3 rules applied. Total rules applied 17 place count 540 transition count 937
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 18 place count 539 transition count 936
Iterating global reduction 1 with 1 rules applied. Total rules applied 19 place count 539 transition count 936
Applied a total of 19 rules in 23 ms. Remains 539 /549 variables (removed 10) and now considering 936/958 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 539/549 places, 936/958 transitions.
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 27 ms
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 28 ms
[2023-03-09 04:00:42] [INFO ] Input system was already deterministic with 936 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Reduce places removed 2 places and 1 transitions.
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 0 with 71 rules applied. Total rules applied 71 place count 547 transition count 886
Reduce places removed 73 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 74 rules applied. Total rules applied 145 place count 474 transition count 885
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 146 place count 473 transition count 885
Performed 70 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 70 Pre rules applied. Total rules applied 146 place count 473 transition count 815
Deduced a syphon composed of 70 places in 1 ms
Ensure Unique test removed 21 places
Reduce places removed 91 places and 0 transitions.
Iterating global reduction 3 with 161 rules applied. Total rules applied 307 place count 382 transition count 815
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 3 with 8 rules applied. Total rules applied 315 place count 378 transition count 811
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 319 place count 374 transition count 811
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 9 Pre rules applied. Total rules applied 319 place count 374 transition count 802
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 5 with 18 rules applied. Total rules applied 337 place count 365 transition count 802
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 343 place count 359 transition count 788
Iterating global reduction 5 with 6 rules applied. Total rules applied 349 place count 359 transition count 788
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 6 rules applied. Total rules applied 355 place count 355 transition count 786
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 356 place count 354 transition count 786
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 356 place count 354 transition count 785
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 358 place count 353 transition count 785
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 365 place count 346 transition count 771
Iterating global reduction 7 with 7 rules applied. Total rules applied 372 place count 346 transition count 771
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 1 rules applied. Total rules applied 373 place count 346 transition count 770
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 374 place count 345 transition count 770
Discarding 3 places :
Symmetric choice reduction at 9 with 3 rule applications. Total rules 377 place count 342 transition count 767
Iterating global reduction 9 with 3 rules applied. Total rules applied 380 place count 342 transition count 767
Discarding 3 places :
Symmetric choice reduction at 9 with 3 rule applications. Total rules 383 place count 339 transition count 764
Iterating global reduction 9 with 3 rules applied. Total rules applied 386 place count 339 transition count 764
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 9 with 3 rules applied. Total rules applied 389 place count 339 transition count 761
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 10 with 31 rules applied. Total rules applied 420 place count 323 transition count 746
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 421 place count 322 transition count 745
Iterating global reduction 10 with 1 rules applied. Total rules applied 422 place count 322 transition count 745
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 422 place count 322 transition count 744
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 424 place count 321 transition count 744
Applied a total of 424 rules in 61 ms. Remains 321 /549 variables (removed 228) and now considering 744/958 (removed 214) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 61 ms. Remains : 321/549 places, 744/958 transitions.
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 22 ms
[2023-03-09 04:00:42] [INFO ] Flatten gal took : 24 ms
[2023-03-09 04:00:42] [INFO ] Input system was already deterministic with 744 transitions.
Finished random walk after 106 steps, including 3 resets, run visited all 1 properties in 1 ms. (steps per millisecond=106 )
FORMULA ASLink-PT-02a-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 544 transition count 946
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 544 transition count 946
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 13 place count 540 transition count 935
Iterating global reduction 1 with 4 rules applied. Total rules applied 17 place count 540 transition count 935
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 19 place count 538 transition count 926
Iterating global reduction 1 with 2 rules applied. Total rules applied 21 place count 538 transition count 926
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 537 transition count 918
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 537 transition count 918
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 536 transition count 910
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 536 transition count 910
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 26 place count 535 transition count 902
Iterating global reduction 1 with 1 rules applied. Total rules applied 27 place count 535 transition count 902
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 28 place count 534 transition count 894
Iterating global reduction 1 with 1 rules applied. Total rules applied 29 place count 534 transition count 894
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 533 transition count 886
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 533 transition count 886
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 532 transition count 878
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 532 transition count 878
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 34 place count 531 transition count 870
Iterating global reduction 1 with 1 rules applied. Total rules applied 35 place count 531 transition count 870
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 530 transition count 862
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 530 transition count 862
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 38 place count 529 transition count 854
Iterating global reduction 1 with 1 rules applied. Total rules applied 39 place count 529 transition count 854
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 40 place count 528 transition count 846
Iterating global reduction 1 with 1 rules applied. Total rules applied 41 place count 528 transition count 846
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 42 place count 527 transition count 838
Iterating global reduction 1 with 1 rules applied. Total rules applied 43 place count 527 transition count 838
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 44 place count 526 transition count 830
Iterating global reduction 1 with 1 rules applied. Total rules applied 45 place count 526 transition count 830
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 46 place count 525 transition count 822
Iterating global reduction 1 with 1 rules applied. Total rules applied 47 place count 525 transition count 822
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 48 place count 524 transition count 814
Iterating global reduction 1 with 1 rules applied. Total rules applied 49 place count 524 transition count 814
Applied a total of 49 rules in 96 ms. Remains 524 /549 variables (removed 25) and now considering 814/958 (removed 144) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 96 ms. Remains : 524/549 places, 814/958 transitions.
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 24 ms
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 24 ms
[2023-03-09 04:00:43] [INFO ] Input system was already deterministic with 814 transitions.
Starting structural reductions in LTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 548 transition count 958
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 6 place count 543 transition count 940
Iterating global reduction 1 with 5 rules applied. Total rules applied 11 place count 543 transition count 940
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 15 place count 539 transition count 929
Iterating global reduction 1 with 4 rules applied. Total rules applied 19 place count 539 transition count 929
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 21 place count 537 transition count 920
Iterating global reduction 1 with 2 rules applied. Total rules applied 23 place count 537 transition count 920
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 536 transition count 912
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 536 transition count 912
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 26 place count 535 transition count 904
Iterating global reduction 1 with 1 rules applied. Total rules applied 27 place count 535 transition count 904
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 28 place count 534 transition count 896
Iterating global reduction 1 with 1 rules applied. Total rules applied 29 place count 534 transition count 896
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 30 place count 533 transition count 888
Iterating global reduction 1 with 1 rules applied. Total rules applied 31 place count 533 transition count 888
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 532 transition count 880
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 532 transition count 880
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 34 place count 531 transition count 872
Iterating global reduction 1 with 1 rules applied. Total rules applied 35 place count 531 transition count 872
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 36 place count 530 transition count 864
Iterating global reduction 1 with 1 rules applied. Total rules applied 37 place count 530 transition count 864
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 38 place count 529 transition count 856
Iterating global reduction 1 with 1 rules applied. Total rules applied 39 place count 529 transition count 856
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 40 place count 528 transition count 848
Iterating global reduction 1 with 1 rules applied. Total rules applied 41 place count 528 transition count 848
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 42 place count 527 transition count 840
Iterating global reduction 1 with 1 rules applied. Total rules applied 43 place count 527 transition count 840
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 44 place count 526 transition count 832
Iterating global reduction 1 with 1 rules applied. Total rules applied 45 place count 526 transition count 832
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 46 place count 525 transition count 824
Iterating global reduction 1 with 1 rules applied. Total rules applied 47 place count 525 transition count 824
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 48 place count 524 transition count 816
Iterating global reduction 1 with 1 rules applied. Total rules applied 49 place count 524 transition count 816
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 50 place count 523 transition count 808
Iterating global reduction 1 with 1 rules applied. Total rules applied 51 place count 523 transition count 808
Applied a total of 51 rules in 100 ms. Remains 523 /549 variables (removed 26) and now considering 808/958 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 100 ms. Remains : 523/549 places, 808/958 transitions.
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 22 ms
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 23 ms
[2023-03-09 04:00:43] [INFO ] Input system was already deterministic with 808 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Reduce places removed 2 places and 1 transitions.
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 0 with 71 rules applied. Total rules applied 71 place count 547 transition count 886
Reduce places removed 73 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 74 rules applied. Total rules applied 145 place count 474 transition count 885
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 146 place count 473 transition count 885
Performed 69 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 69 Pre rules applied. Total rules applied 146 place count 473 transition count 816
Deduced a syphon composed of 69 places in 0 ms
Ensure Unique test removed 21 places
Reduce places removed 90 places and 0 transitions.
Iterating global reduction 3 with 159 rules applied. Total rules applied 305 place count 383 transition count 816
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 3 with 9 rules applied. Total rules applied 314 place count 379 transition count 811
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 319 place count 374 transition count 811
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 9 Pre rules applied. Total rules applied 319 place count 374 transition count 802
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 5 with 18 rules applied. Total rules applied 337 place count 365 transition count 802
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 343 place count 359 transition count 783
Iterating global reduction 5 with 6 rules applied. Total rules applied 349 place count 359 transition count 783
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 5 with 7 rules applied. Total rules applied 356 place count 354 transition count 781
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 356 place count 354 transition count 780
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 358 place count 353 transition count 780
Discarding 6 places :
Symmetric choice reduction at 6 with 6 rule applications. Total rules 364 place count 347 transition count 767
Iterating global reduction 6 with 6 rules applied. Total rules applied 370 place count 347 transition count 767
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 374 place count 343 transition count 756
Iterating global reduction 6 with 4 rules applied. Total rules applied 378 place count 343 transition count 756
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 382 place count 339 transition count 745
Iterating global reduction 6 with 4 rules applied. Total rules applied 386 place count 339 transition count 745
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 389 place count 339 transition count 742
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 390 place count 338 transition count 734
Iterating global reduction 7 with 1 rules applied. Total rules applied 391 place count 338 transition count 734
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 392 place count 337 transition count 726
Iterating global reduction 7 with 1 rules applied. Total rules applied 393 place count 337 transition count 726
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 394 place count 336 transition count 718
Iterating global reduction 7 with 1 rules applied. Total rules applied 395 place count 336 transition count 718
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 396 place count 335 transition count 710
Iterating global reduction 7 with 1 rules applied. Total rules applied 397 place count 335 transition count 710
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 398 place count 334 transition count 702
Iterating global reduction 7 with 1 rules applied. Total rules applied 399 place count 334 transition count 702
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 400 place count 333 transition count 694
Iterating global reduction 7 with 1 rules applied. Total rules applied 401 place count 333 transition count 694
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 402 place count 332 transition count 686
Iterating global reduction 7 with 1 rules applied. Total rules applied 403 place count 332 transition count 686
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 404 place count 331 transition count 678
Iterating global reduction 7 with 1 rules applied. Total rules applied 405 place count 331 transition count 678
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 406 place count 330 transition count 670
Iterating global reduction 7 with 1 rules applied. Total rules applied 407 place count 330 transition count 670
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 408 place count 329 transition count 662
Iterating global reduction 7 with 1 rules applied. Total rules applied 409 place count 329 transition count 662
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 410 place count 328 transition count 654
Iterating global reduction 7 with 1 rules applied. Total rules applied 411 place count 328 transition count 654
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 412 place count 327 transition count 646
Iterating global reduction 7 with 1 rules applied. Total rules applied 413 place count 327 transition count 646
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 414 place count 326 transition count 638
Iterating global reduction 7 with 1 rules applied. Total rules applied 415 place count 326 transition count 638
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 7 with 37 rules applied. Total rules applied 452 place count 307 transition count 620
Discarding 3 places :
Symmetric choice reduction at 7 with 3 rule applications. Total rules 455 place count 304 transition count 617
Iterating global reduction 7 with 3 rules applied. Total rules applied 458 place count 304 transition count 617
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 458 place count 304 transition count 616
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 460 place count 303 transition count 616
Applied a total of 460 rules in 101 ms. Remains 303 /549 variables (removed 246) and now considering 616/958 (removed 342) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 102 ms. Remains : 303/549 places, 616/958 transitions.
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 18 ms
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 20 ms
[2023-03-09 04:00:43] [INFO ] Input system was already deterministic with 616 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Ensure Unique test removed 1 places
Reduce places removed 2 places and 1 transitions.
Drop transitions removed 72 transitions
Trivial Post-agglo rules discarded 72 transitions
Performed 72 trivial Post agglomeration. Transition count delta: 72
Iterating post reduction 0 with 72 rules applied. Total rules applied 72 place count 547 transition count 885
Reduce places removed 74 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 75 rules applied. Total rules applied 147 place count 473 transition count 884
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 148 place count 472 transition count 884
Performed 70 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 70 Pre rules applied. Total rules applied 148 place count 472 transition count 814
Deduced a syphon composed of 70 places in 1 ms
Ensure Unique test removed 21 places
Reduce places removed 91 places and 0 transitions.
Iterating global reduction 3 with 161 rules applied. Total rules applied 309 place count 381 transition count 814
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 3 with 9 rules applied. Total rules applied 318 place count 377 transition count 809
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 323 place count 372 transition count 809
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 9 Pre rules applied. Total rules applied 323 place count 372 transition count 800
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 5 with 18 rules applied. Total rules applied 341 place count 363 transition count 800
Discarding 7 places :
Symmetric choice reduction at 5 with 7 rule applications. Total rules 348 place count 356 transition count 780
Iterating global reduction 5 with 7 rules applied. Total rules applied 355 place count 356 transition count 780
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Discarding 5 places :
Implicit places reduction removed 5 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 8 rules applied. Total rules applied 363 place count 351 transition count 777
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 364 place count 350 transition count 777
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 364 place count 350 transition count 776
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 366 place count 349 transition count 776
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 373 place count 342 transition count 762
Iterating global reduction 7 with 7 rules applied. Total rules applied 380 place count 342 transition count 762
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 1 rules applied. Total rules applied 381 place count 342 transition count 761
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 382 place count 341 transition count 761
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 386 place count 337 transition count 750
Iterating global reduction 9 with 4 rules applied. Total rules applied 390 place count 337 transition count 750
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 394 place count 333 transition count 739
Iterating global reduction 9 with 4 rules applied. Total rules applied 398 place count 333 transition count 739
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 9 with 3 rules applied. Total rules applied 401 place count 333 transition count 736
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 402 place count 332 transition count 728
Iterating global reduction 10 with 1 rules applied. Total rules applied 403 place count 332 transition count 728
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 404 place count 331 transition count 720
Iterating global reduction 10 with 1 rules applied. Total rules applied 405 place count 331 transition count 720
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 406 place count 330 transition count 712
Iterating global reduction 10 with 1 rules applied. Total rules applied 407 place count 330 transition count 712
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 408 place count 329 transition count 704
Iterating global reduction 10 with 1 rules applied. Total rules applied 409 place count 329 transition count 704
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 410 place count 328 transition count 696
Iterating global reduction 10 with 1 rules applied. Total rules applied 411 place count 328 transition count 696
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 412 place count 327 transition count 688
Iterating global reduction 10 with 1 rules applied. Total rules applied 413 place count 327 transition count 688
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 414 place count 326 transition count 680
Iterating global reduction 10 with 1 rules applied. Total rules applied 415 place count 326 transition count 680
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 416 place count 325 transition count 672
Iterating global reduction 10 with 1 rules applied. Total rules applied 417 place count 325 transition count 672
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 418 place count 324 transition count 664
Iterating global reduction 10 with 1 rules applied. Total rules applied 419 place count 324 transition count 664
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 420 place count 323 transition count 656
Iterating global reduction 10 with 1 rules applied. Total rules applied 421 place count 323 transition count 656
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 422 place count 322 transition count 648
Iterating global reduction 10 with 1 rules applied. Total rules applied 423 place count 322 transition count 648
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 424 place count 321 transition count 640
Iterating global reduction 10 with 1 rules applied. Total rules applied 425 place count 321 transition count 640
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 426 place count 320 transition count 632
Iterating global reduction 10 with 1 rules applied. Total rules applied 427 place count 320 transition count 632
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 10 with 33 rules applied. Total rules applied 460 place count 303 transition count 616
Discarding 2 places :
Symmetric choice reduction at 10 with 2 rule applications. Total rules 462 place count 301 transition count 614
Iterating global reduction 10 with 2 rules applied. Total rules applied 464 place count 301 transition count 614
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 464 place count 301 transition count 613
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 466 place count 300 transition count 613
Applied a total of 466 rules in 114 ms. Remains 300 /549 variables (removed 249) and now considering 613/958 (removed 345) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 114 ms. Remains : 300/549 places, 613/958 transitions.
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 17 ms
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 18 ms
[2023-03-09 04:00:43] [INFO ] Input system was already deterministic with 613 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 549/549 places, 958/958 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 0 with 71 rules applied. Total rules applied 71 place count 548 transition count 886
Reduce places removed 72 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 73 rules applied. Total rules applied 144 place count 476 transition count 885
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 145 place count 475 transition count 885
Performed 67 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 67 Pre rules applied. Total rules applied 145 place count 475 transition count 818
Deduced a syphon composed of 67 places in 1 ms
Ensure Unique test removed 21 places
Reduce places removed 88 places and 0 transitions.
Iterating global reduction 3 with 155 rules applied. Total rules applied 300 place count 387 transition count 818
Discarding 3 places :
Implicit places reduction removed 3 places
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 3 with 6 rules applied. Total rules applied 306 place count 384 transition count 815
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 309 place count 381 transition count 815
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 9 Pre rules applied. Total rules applied 309 place count 381 transition count 806
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 5 with 18 rules applied. Total rules applied 327 place count 372 transition count 806
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 333 place count 366 transition count 787
Iterating global reduction 5 with 6 rules applied. Total rules applied 339 place count 366 transition count 787
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Discarding 5 places :
Implicit places reduction removed 5 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 7 rules applied. Total rules applied 346 place count 361 transition count 785
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 347 place count 360 transition count 785
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 347 place count 360 transition count 784
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 349 place count 359 transition count 784
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 356 place count 352 transition count 770
Iterating global reduction 7 with 7 rules applied. Total rules applied 363 place count 352 transition count 770
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 1 rules applied. Total rules applied 364 place count 352 transition count 769
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 365 place count 351 transition count 769
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 369 place count 347 transition count 758
Iterating global reduction 9 with 4 rules applied. Total rules applied 373 place count 347 transition count 758
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 377 place count 343 transition count 747
Iterating global reduction 9 with 4 rules applied. Total rules applied 381 place count 343 transition count 747
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 9 with 3 rules applied. Total rules applied 384 place count 343 transition count 744
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 385 place count 342 transition count 736
Iterating global reduction 10 with 1 rules applied. Total rules applied 386 place count 342 transition count 736
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 387 place count 341 transition count 728
Iterating global reduction 10 with 1 rules applied. Total rules applied 388 place count 341 transition count 728
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 389 place count 340 transition count 720
Iterating global reduction 10 with 1 rules applied. Total rules applied 390 place count 340 transition count 720
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 391 place count 339 transition count 712
Iterating global reduction 10 with 1 rules applied. Total rules applied 392 place count 339 transition count 712
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 393 place count 338 transition count 704
Iterating global reduction 10 with 1 rules applied. Total rules applied 394 place count 338 transition count 704
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 395 place count 337 transition count 696
Iterating global reduction 10 with 1 rules applied. Total rules applied 396 place count 337 transition count 696
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 397 place count 336 transition count 688
Iterating global reduction 10 with 1 rules applied. Total rules applied 398 place count 336 transition count 688
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 399 place count 335 transition count 680
Iterating global reduction 10 with 1 rules applied. Total rules applied 400 place count 335 transition count 680
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 401 place count 334 transition count 672
Iterating global reduction 10 with 1 rules applied. Total rules applied 402 place count 334 transition count 672
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 403 place count 333 transition count 664
Iterating global reduction 10 with 1 rules applied. Total rules applied 404 place count 333 transition count 664
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 10 with 35 rules applied. Total rules applied 439 place count 315 transition count 647
Discarding 2 places :
Symmetric choice reduction at 10 with 2 rule applications. Total rules 441 place count 313 transition count 645
Iterating global reduction 10 with 2 rules applied. Total rules applied 443 place count 313 transition count 645
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 443 place count 313 transition count 644
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 445 place count 312 transition count 644
Applied a total of 445 rules in 106 ms. Remains 312 /549 variables (removed 237) and now considering 644/958 (removed 314) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 106 ms. Remains : 312/549 places, 644/958 transitions.
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 17 ms
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 18 ms
[2023-03-09 04:00:43] [INFO ] Input system was already deterministic with 644 transitions.
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 26 ms
[2023-03-09 04:00:43] [INFO ] Flatten gal took : 28 ms
[2023-03-09 04:00:43] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-09 04:00:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 549 places, 958 transitions and 3486 arcs took 5 ms.
Total runtime 60256 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ASLink-PT-02a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA ASLink-PT-02a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-02a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393236 kB
MemFree: 14998828 kB
After kill :
MemTotal: 16393236 kB
MemFree: 16102244 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 ASLink-PT-02a-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for ASLink-PT-02a-CTLFireability-02
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 19 (type EXCL) for 18 ASLink-PT-02a-CTLFireability-10
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:797
lola: FINISHED task # 19 (type EXCL) for ASLink-PT-02a-CTLFireability-10
lola: result : false
lola: markings : 182957
lola: fired transitions : 702606
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 16 (type EXCL) for 15 ASLink-PT-02a-CTLFireability-08
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ASLink-PT-02a-CTLFireability-08
lola: result : true
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ASLink-PT-02a-CTLFireability-05
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ASLink-PT-02a-CTLFireability-05
lola: result : true
lola: markings : 149
lola: fired transitions : 646
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ASLink-PT-02a-CTLFireability-04
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ASLink-PT-02a-CTLFireability-04
lola: result : true
lola: markings : 135
lola: fired transitions : 269
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-02a-CTLFireability-01
lola: time limit : 599 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/599 3/32 ASLink-PT-02a-CTLFireability-01 288809 m, 57761 m/sec, 866931 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/599 5/32 ASLink-PT-02a-CTLFireability-01 591002 m, 60438 m/sec, 2615916 t fired, .

Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/599 8/32 ASLink-PT-02a-CTLFireability-01 879782 m, 57756 m/sec, 4326135 t fired, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/599 10/32 ASLink-PT-02a-CTLFireability-01 1126779 m, 49399 m/sec, 6048091 t fired, .

Time elapsed: 20 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 23/599 12/32 ASLink-PT-02a-CTLFireability-01 1366692 m, 47982 m/sec, 7783438 t fired, .

Time elapsed: 25 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/599 14/32 ASLink-PT-02a-CTLFireability-01 1654604 m, 57582 m/sec, 9489889 t fired, .

Time elapsed: 30 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/599 17/32 ASLink-PT-02a-CTLFireability-01 1952588 m, 59596 m/sec, 11194795 t fired, .

Time elapsed: 35 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/599 19/32 ASLink-PT-02a-CTLFireability-01 2206706 m, 50823 m/sec, 12888235 t fired, .

Time elapsed: 40 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 43/599 21/32 ASLink-PT-02a-CTLFireability-01 2478895 m, 54437 m/sec, 14555596 t fired, .

Time elapsed: 45 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 48/599 23/32 ASLink-PT-02a-CTLFireability-01 2737489 m, 51718 m/sec, 16197323 t fired, .

Time elapsed: 50 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 53/599 25/32 ASLink-PT-02a-CTLFireability-01 2979828 m, 48467 m/sec, 17812511 t fired, .

Time elapsed: 55 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 58/599 27/32 ASLink-PT-02a-CTLFireability-01 3217531 m, 47540 m/sec, 19493428 t fired, .

Time elapsed: 60 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 63/599 29/32 ASLink-PT-02a-CTLFireability-01 3449307 m, 46355 m/sec, 21186517 t fired, .

Time elapsed: 65 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 68/599 31/32 ASLink-PT-02a-CTLFireability-01 3680746 m, 46287 m/sec, 22873436 t fired, .

Time elapsed: 70 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ASLink-PT-02a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-13: EGEF 0 1 0 0 1 0 0 0
ASLink-PT-02a-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 73/599 32/32 ASLink-PT-02a-CTLFireability-01 3910945 m, 46039 m/sec, 24543077 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 1 (type EXCL) for ASLink-PT-02a-CTLFireability-01 (memory limit exceeded)
lola: LAUNCH task # 22 (type EXCL) for 21 ASLink-PT-02a-CTLFireability-11
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ASLink-PT-02a-CTLFireability-11
lola: result : true
lola: markings : 135
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ASLink-PT-02a-CTLFireability-13
lola: time limit : 881 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ASLink-PT-02a-CTLFireability-13
lola: result : true
lola: markings : 2911
lola: fired transitions : 4145
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 ASLink-PT-02a-CTLFireability-14
lola: time limit : 1175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ASLink-PT-02a-CTLFireability-14
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ASLink-PT-02a-CTLFireability-06
lola: time limit : 1762 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ASLink-PT-02a-CTLFireability-06
lola: result : true
lola: markings : 118
lola: fired transitions : 235
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ASLink-PT-02a-CTLFireability-12
lola: time limit : 3525 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/3525 6/32 ASLink-PT-02a-CTLFireability-12 975077 m, 195015 m/sec, 1871362 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/3525 10/32 ASLink-PT-02a-CTLFireability-12 1909294 m, 186843 m/sec, 3703561 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/3525 14/32 ASLink-PT-02a-CTLFireability-12 2736134 m, 165368 m/sec, 5546950 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/3525 19/32 ASLink-PT-02a-CTLFireability-12 3696774 m, 192128 m/sec, 7410093 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/3525 24/32 ASLink-PT-02a-CTLFireability-12 4636414 m, 187928 m/sec, 9264642 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/3525 28/32 ASLink-PT-02a-CTLFireability-12 5541725 m, 181062 m/sec, 11134091 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 25 (type EXCL) for ASLink-PT-02a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-02a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ASLink-PT-02a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-02a-CTLFireability-01: CTL unknown AGGR
ASLink-PT-02a-CTLFireability-02: INITIAL true preprocessing
ASLink-PT-02a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-05: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-06: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-08: CTL true CTL model checker
ASLink-PT-02a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-02a-CTLFireability-11: EG true state space / EG
ASLink-PT-02a-CTLFireability-12: CTL unknown AGGR
ASLink-PT-02a-CTLFireability-13: EGEF true CTL model checker
ASLink-PT-02a-CTLFireability-14: F false state space / EG


Time elapsed: 3537 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-02a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ASLink-PT-02a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813594900026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-02a.tgz
mv ASLink-PT-02a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;