Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r006-oct2-167813594700722.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is BART-COL-030, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-167813594700722
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 752K
-rw-r--r-- 1 mcc users 11K Feb 26 05:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 05:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 04:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 04:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 26 08:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 169K Feb 26 08:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 06:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 06:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 201K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-030-CTLFireability-00
FORMULA_NAME BART-COL-030-CTLFireability-01
FORMULA_NAME BART-COL-030-CTLFireability-02
FORMULA_NAME BART-COL-030-CTLFireability-03
FORMULA_NAME BART-COL-030-CTLFireability-04
FORMULA_NAME BART-COL-030-CTLFireability-05
FORMULA_NAME BART-COL-030-CTLFireability-06
FORMULA_NAME BART-COL-030-CTLFireability-07
FORMULA_NAME BART-COL-030-CTLFireability-08
FORMULA_NAME BART-COL-030-CTLFireability-09
FORMULA_NAME BART-COL-030-CTLFireability-10
FORMULA_NAME BART-COL-030-CTLFireability-11
FORMULA_NAME BART-COL-030-CTLFireability-12
FORMULA_NAME BART-COL-030-CTLFireability-13
FORMULA_NAME BART-COL-030-CTLFireability-14
FORMULA_NAME BART-COL-030-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678313031886

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-COL-030
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-08 22:03:54] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-08 22:03:54] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-08 22:03:55] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-08 22:03:55] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-08 22:03:56] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1352 ms
[2023-03-08 22:03:56] [INFO ] Detected 3 constant HL places corresponding to 10373 PT places.
[2023-03-08 22:03:56] [INFO ] Imported 4 HL places and 7 HL transitions for a total of 17753 PT places and 4.221688536E10 transition bindings in 193 ms.
Parsed 16 properties from file ./CTLFireability.xml in 10 ms.
[2023-03-08 22:03:58] [INFO ] Unfolded HLPN to a Petri net with 17753 places and 9690 transitions 18030 arcs in 1940 ms.
[2023-03-08 22:03:58] [INFO ] Unfolded 16 HLPN properties in 23 ms.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
[2023-03-08 22:03:58] [INFO ] Reduced 1050 identical enabling conditions.
Reduce places removed 10941 places and 3180 transitions.
Drop transitions removed 1050 transitions
Redundant transition composition rules discarded 1050 transitions
Reduce places removed 150 places and 300 transitions.
[2023-03-08 22:03:59] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 252 ms.
[2023-03-08 22:03:59] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 6662 places, 5160 transitions and 10320 arcs took 16 ms.
Total runtime 4525 ms.
starting LoLA
BK_INPUT BART-COL-030
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability

BK_STOP 1678314107533

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 457 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-030"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is BART-COL-030, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-167813594700722"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-030.tgz
mv BART-COL-030 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;