About the Execution of LoLA for Angiogenesis-PT-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7676.939 | 226848.00 | 211596.00 | 10.00 | ??T?T?FT??TTF?TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r006-oct2-167813594100330.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Angiogenesis-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-167813594100330
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 6.6K Feb 26 14:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 14:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K Feb 26 14:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 33K Feb 26 14:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 14:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 14:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 14:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 33K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-00
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-01
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-02
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-03
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-04
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-05
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-06
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-07
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-08
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-09
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-10
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-11
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-12
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-13
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-14
FORMULA_NAME Angiogenesis-PT-10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678295028332
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Angiogenesis-PT-10
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Angiogenesis-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Angiogenesis-PT-10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-10-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678295255180
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 10 (type EXCL) for 9 Angiogenesis-PT-10-CTLFireability-03
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type FNDP) for 43 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 43 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 43 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 68 (type SRCH) for Angiogenesis-PT-10-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 65 (type FNDP) for Angiogenesis-PT-10-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 66 (type EQUN) for Angiogenesis-PT-10-CTLFireability-13 (obsolete)
lola: FINISHED task # 66 (type EQUN) for Angiogenesis-PT-10-CTLFireability-13
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/189 7/32 Angiogenesis-PT-10-CTLFireability-03 1568594 m, 313718 m/sec, 7744531 t fired, .
Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/189 14/32 Angiogenesis-PT-10-CTLFireability-03 3108758 m, 308032 m/sec, 14907137 t fired, .
Time elapsed: 10 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/189 20/32 Angiogenesis-PT-10-CTLFireability-03 4579193 m, 294087 m/sec, 21573906 t fired, .
Time elapsed: 15 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/189 26/32 Angiogenesis-PT-10-CTLFireability-03 6037961 m, 291753 m/sec, 28235854 t fired, .
Time elapsed: 20 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/189 32/32 Angiogenesis-PT-10-CTLFireability-03 7481691 m, 288746 m/sec, 34827654 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for Angiogenesis-PT-10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
Angiogenesis-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 Angiogenesis-PT-10-CTLFireability-15
lola: time limit : 198 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for Angiogenesis-PT-10-CTLFireability-15
lola: result : false
lola: markings : 303484
lola: fired transitions : 589710
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 59 (type EXCL) for 58 Angiogenesis-PT-10-CTLFireability-14
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for Angiogenesis-PT-10-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 Angiogenesis-PT-10-CTLFireability-12
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for Angiogenesis-PT-10-CTLFireability-12
lola: result : false
lola: markings : 30759
lola: fired transitions : 123788
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 Angiogenesis-PT-10-CTLFireability-09
lola: time limit : 237 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 4/237 6/32 Angiogenesis-PT-10-CTLFireability-09 1176475 m, 235295 m/sec, 7744663 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 9/237 10/32 Angiogenesis-PT-10-CTLFireability-09 2267012 m, 218107 m/sec, 16602831 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 14/237 15/32 Angiogenesis-PT-10-CTLFireability-09 3392217 m, 225041 m/sec, 24989371 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 19/237 20/32 Angiogenesis-PT-10-CTLFireability-09 4455962 m, 212749 m/sec, 32603785 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 24/237 24/32 Angiogenesis-PT-10-CTLFireability-09 5363108 m, 181429 m/sec, 40390646 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 29/237 28/32 Angiogenesis-PT-10-CTLFireability-09 6435699 m, 214518 m/sec, 47770553 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 34/237 31/32 Angiogenesis-PT-10-CTLFireability-09 7197476 m, 152355 m/sec, 55241759 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for Angiogenesis-PT-10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 24 Angiogenesis-PT-10-CTLFireability-08
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for Angiogenesis-PT-10-CTLFireability-08
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 24 Angiogenesis-PT-10-CTLFireability-08
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/271 7/32 Angiogenesis-PT-10-CTLFireability-08 1498124 m, 299624 m/sec, 7395259 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/271 13/32 Angiogenesis-PT-10-CTLFireability-08 2865290 m, 273433 m/sec, 13751535 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/271 18/32 Angiogenesis-PT-10-CTLFireability-08 4196016 m, 266145 m/sec, 19748602 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/271 24/32 Angiogenesis-PT-10-CTLFireability-08 5492109 m, 259218 m/sec, 25640926 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/271 29/32 Angiogenesis-PT-10-CTLFireability-08 6728829 m, 247344 m/sec, 31199233 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for Angiogenesis-PT-10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 Angiogenesis-PT-10-CTLFireability-06
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Angiogenesis-PT-10-CTLFireability-06
lola: result : false
lola: markings : 818356
lola: fired transitions : 1689804
lola: time used : 1.000000
lola: memory pages used : 4
lola: LAUNCH task # 16 (type EXCL) for 15 Angiogenesis-PT-10-CTLFireability-05
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/318 4/32 Angiogenesis-PT-10-CTLFireability-05 896121 m, 179224 m/sec, 4341161 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/318 9/32 Angiogenesis-PT-10-CTLFireability-05 1954294 m, 211634 m/sec, 9730283 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/318 13/32 Angiogenesis-PT-10-CTLFireability-05 2876687 m, 184478 m/sec, 14610601 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/318 16/32 Angiogenesis-PT-10-CTLFireability-05 3728374 m, 170337 m/sec, 19393299 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/318 20/32 Angiogenesis-PT-10-CTLFireability-05 4581018 m, 170528 m/sec, 24208271 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/318 24/32 Angiogenesis-PT-10-CTLFireability-05 5434184 m, 170633 m/sec, 29016090 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/318 27/32 Angiogenesis-PT-10-CTLFireability-05 6223274 m, 157818 m/sec, 33674326 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 39/318 30/32 Angiogenesis-PT-10-CTLFireability-05 6969814 m, 149308 m/sec, 38455620 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for Angiogenesis-PT-10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 Angiogenesis-PT-10-CTLFireability-02
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Angiogenesis-PT-10-CTLFireability-02
lola: result : true
lola: markings : 817736
lola: fired transitions : 2584212
lola: time used : 2.000000
lola: memory pages used : 4
lola: LAUNCH task # 4 (type EXCL) for 3 Angiogenesis-PT-10-CTLFireability-01
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/383 7/32 Angiogenesis-PT-10-CTLFireability-01 1604986 m, 320997 m/sec, 5115704 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/383 17/32 Angiogenesis-PT-10-CTLFireability-01 3905894 m, 460181 m/sec, 12573869 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/383 27/32 Angiogenesis-PT-10-CTLFireability-01 6203726 m, 459566 m/sec, 20089542 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Angiogenesis-PT-10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 Angiogenesis-PT-10-CTLFireability-00
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/429 8/32 Angiogenesis-PT-10-CTLFireability-00 1786802 m, 357360 m/sec, 8257538 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/429 14/32 Angiogenesis-PT-10-CTLFireability-00 3253462 m, 293332 m/sec, 15333692 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/429 20/32 Angiogenesis-PT-10-CTLFireability-00 4588062 m, 266920 m/sec, 22067431 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/429 26/32 Angiogenesis-PT-10-CTLFireability-00 5995663 m, 281520 m/sec, 28946387 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/429 32/32 Angiogenesis-PT-10-CTLFireability-00 7304507 m, 261768 m/sec, 35491635 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Angiogenesis-PT-10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 3 0 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 64 (type EXCL) for 43 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 486 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 2 1 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 5/486 15/32 Angiogenesis-PT-10-CTLFireability-13 3693589 m, 738717 m/sec, 7495603 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 2 1 0 7 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 AGEF EXCL 10/486 27/32 Angiogenesis-PT-10-CTLFireability-13 6695938 m, 600469 m/sec, 13652296 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for Angiogenesis-PT-10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 2 0 0 7 0 1 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 43 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 565 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Angiogenesis-PT-10-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Angiogenesis-PT-10-CTLFireability-07
lola: time limit : 678 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Angiogenesis-PT-10-CTLFireability-07
lola: result : true
lola: markings : 13
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 43 Angiogenesis-PT-10-CTLFireability-13
lola: time limit : 847 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 0 1 0 8 0 1 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 AGEF EXCL 5/847 14/32 Angiogenesis-PT-10-CTLFireability-13 3464673 m, 692934 m/sec, 7225609 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 0 1 0 8 0 1 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 AGEF EXCL 10/847 25/32 Angiogenesis-PT-10-CTLFireability-13 6275104 m, 562086 m/sec, 13285352 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL) for Angiogenesis-PT-10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Angiogenesis-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
Angiogenesis-PT-10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Angiogenesis-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Angiogenesis-PT-10-CTLFireability-13: DISJ 0 0 0 0 8 0 2 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 Angiogenesis-PT-10-CTLFireability-10
lola: time limit : 1125 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for Angiogenesis-PT-10-CTLFireability-10
lola: result : true
lola: markings : 300087
lola: fired transitions : 983057
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 38 (type EXCL) for 37 Angiogenesis-PT-10-CTLFireability-11
lola: time limit : 1687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for Angiogenesis-PT-10-CTLFireability-11
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Angiogenesis-PT-10-CTLFireability-04
lola: time limit : 3374 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Angiogenesis-PT-10-CTLFireability-04
lola: result : true
lola: markings : 300067
lola: fired transitions : 602142
lola: time used : 0.000000
lola: memory pages used : 2
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Angiogenesis-PT-10-CTLFireability-00: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-01: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-02: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-03: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-04: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-05: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-06: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-07: EFEG true state space /EFEG
Angiogenesis-PT-10-CTLFireability-08: DISJ unknown DISJ
Angiogenesis-PT-10-CTLFireability-09: CTL unknown AGGR
Angiogenesis-PT-10-CTLFireability-10: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-11: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-12: CTL false CTL model checker
Angiogenesis-PT-10-CTLFireability-13: DISJ unknown DISJ
Angiogenesis-PT-10-CTLFireability-14: CTL true CTL model checker
Angiogenesis-PT-10-CTLFireability-15: CTL false CTL model checker
Time elapsed: 226 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Angiogenesis-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Angiogenesis-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-167813594100330"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Angiogenesis-PT-10.tgz
mv Angiogenesis-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;