About the Execution of LoLA for AirplaneLD-COL-4000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3241.424 | 225500.00 | 809522.00 | 7.50 | 1 1 1 1 1 1 1 1 8000 1 1 1 1 1 1 1 | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r006-oct2-167813594000237.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is AirplaneLD-COL-4000, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-167813594000237
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 8.2K Feb 26 15:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 15:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 13:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 13:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 19:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Feb 26 19:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 17:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 17:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 620K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of positive values
NUM_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-00
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-01
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-02
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-03
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-04
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-05
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-06
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-07
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-08
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-09
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-10
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-11
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-12
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-13
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-14
FORMULA_NAME AirplaneLD-COL-4000-UpperBounds-15
=== Now, execution of the tool begins
BK_START 1678290145419
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=UpperBounds
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-COL-4000
Not applying reductions.
Model is COL
UpperBounds COL
starting LoLA
BK_INPUT AirplaneLD-COL-4000
BK_EXAMINATION: UpperBounds
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
Upper Bounds
FORMULA AirplaneLD-COL-4000-UpperBounds-06 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-02 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-07 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-01 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-09 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-11 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-03 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-14 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-04 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-15 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-12 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-13 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-05 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-08 8000 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-00 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-UpperBounds-10 1 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678290370919
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/UpperBounds.xml
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 28019, Transitions: 32008
lola: @ trans t2_1
lola: @ trans SampleRW
lola: @ trans getAlt
lola: @ trans t3_2
lola: @ trans t4_1
lola: @ trans t1_2
lola: @ trans t1_1
lola: @ trans SpeedLW
lola: @ trans t5_2
lola: @ trans t5_1
lola: @ trans t2_2
lola: @ trans t3_1
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: @ trans t4_2
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-06: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 18 AirplaneLD-COL-4000-UpperBounds-06
lola: time limit : 213 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 18 AirplaneLD-COL-4000-UpperBounds-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 18 AirplaneLD-COL-4000-UpperBounds-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 50 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-06
lola: markings : 2
lola: fired transitions : 1
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-06 (obsolete)
lola: CANCELED task # 49 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-06 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 48 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-06
lola: tried executions : 1
lola: time used : 1.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-49.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-07: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-09: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-11: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-14: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 6 AirplaneLD-COL-4000-UpperBounds-02
lola: time limit : 227 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 51 (type FNDP) for 6 AirplaneLD-COL-4000-UpperBounds-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 6 AirplaneLD-COL-4000-UpperBounds-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 53 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-02
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 51 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-02 (obsolete)
lola: CANCELED task # 52 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-02 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 51 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-02
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-52.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 52 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 56 (type EXCL) for 21 AirplaneLD-COL-4000-UpperBounds-07
lola: time limit : 243 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 54 (type FNDP) for 21 AirplaneLD-COL-4000-UpperBounds-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 21 AirplaneLD-COL-4000-UpperBounds-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 56 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-07
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-07 (obsolete)
lola: CANCELED task # 55 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-07 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 54 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-07
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-55.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 55 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 59 (type EXCL) for 3 AirplaneLD-COL-4000-UpperBounds-01
lola: time limit : 262 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 57 (type FNDP) for 3 AirplaneLD-COL-4000-UpperBounds-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 3 AirplaneLD-COL-4000-UpperBounds-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 59 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-01
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-01 (obsolete)
lola: CANCELED task # 58 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-01 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 57 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-01
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-58.sara.
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 62 (type EXCL) for 27 AirplaneLD-COL-4000-UpperBounds-09
lola: time limit : 283 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type FNDP) for 27 AirplaneLD-COL-4000-UpperBounds-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 27 AirplaneLD-COL-4000-UpperBounds-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 58 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-01
lola: time used : 0.000000
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 62 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-09
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-09 (obsolete)
lola: CANCELED task # 61 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-09 (obsolete)
sara: try reading problem file /home/mcc/execution/UpperBounds-61.sara.
lola: REPORT NUM
lola: FINISHED task # 61 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-09
lola: time used : 0.000000
lola: LAUNCH task # 65 (type EXCL) for 33 AirplaneLD-COL-4000-UpperBounds-11
lola: time limit : 309 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 63 (type FNDP) for 33 AirplaneLD-COL-4000-UpperBounds-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 33 AirplaneLD-COL-4000-UpperBounds-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 65 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-11 (obsolete)
lola: CANCELED task # 64 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-11 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 63 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-11
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-64.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 64 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 68 (type EXCL) for 9 AirplaneLD-COL-4000-UpperBounds-03
lola: time limit : 340 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 66 (type FNDP) for 9 AirplaneLD-COL-4000-UpperBounds-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type EQUN) for 9 AirplaneLD-COL-4000-UpperBounds-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 68 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-03
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-03 (obsolete)
lola: CANCELED task # 67 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-03 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 66 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-03
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-67.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 67 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 71 (type EXCL) for 42 AirplaneLD-COL-4000-UpperBounds-14
lola: time limit : 378 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 69 (type FNDP) for 42 AirplaneLD-COL-4000-UpperBounds-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 42 AirplaneLD-COL-4000-UpperBounds-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 71 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-14
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 69 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-14 (obsolete)
lola: CANCELED task # 70 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-14 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 69 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-14
lola: tried executions : 1
lola: time used : 0.000000
lola: REPORT NUM
lola: FINISHED task # 49 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-06
lola: time used : 15.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-70.sara.
sara: place or transition ordering is non-deterministic
lola: REPORT NUM
lola: FINISHED task # 70 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-14
lola: time used : 0.000000
lola: LAUNCH task # 74 (type EXCL) for 45 AirplaneLD-COL-4000-UpperBounds-15
lola: time limit : 425 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type FNDP) for 45 AirplaneLD-COL-4000-UpperBounds-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 45 AirplaneLD-COL-4000-UpperBounds-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: LAUNCH task # 75 (type FNDP) for 12 AirplaneLD-COL-4000-UpperBounds-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-04: BOUND 0 2 1 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-12: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-13: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-15: BOUND 0 0 3 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 BOUND FNDP 0/1702 0/5 AirplaneLD-COL-4000-UpperBounds-15 5 t fired, 1 attempts, .
73 BOUND STEQ 0/3405 0/5 AirplaneLD-COL-4000-UpperBounds-15 --
74 BOUND EXCL 0/425 1/32 AirplaneLD-COL-4000-UpperBounds-15 6 m, 1 m/sec, 5 t fired, result in [0,1] .
75 BOUND FNDP 0/3405 0/5 AirplaneLD-COL-4000-UpperBounds-04 1 attempts, .
Time elapsed: 195 secs. Pages in use: 1
# running tasks: 4 of 4 Visible: 16
lola: REPORT NUM
lola: FINISHED task # 75 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-04
lola: tried executions : 1
lola: time used : 0.000000
lola: REPORT NUM
lola: FINISHED task # 72 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-15
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 73 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-15 (obsolete)
lola: CANCELED task # 74 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-15 (obsolete)
sara: try reading problem file /home/mcc/execution/UpperBounds-73.sara.
lola: LAUNCH task # 80 (type EXCL) for 36 AirplaneLD-COL-4000-UpperBounds-12
lola: time limit : 567 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type FNDP) for 36 AirplaneLD-COL-4000-UpperBounds-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 36 AirplaneLD-COL-4000-UpperBounds-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 78 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-12
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 79 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-12 (obsolete)
lola: CANCELED task # 80 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-12 (obsolete)
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 80 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-12
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/UpperBounds-79.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 79 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 83 (type EXCL) for 39 AirplaneLD-COL-4000-UpperBounds-13
lola: time limit : 680 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 39 AirplaneLD-COL-4000-UpperBounds-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 39 AirplaneLD-COL-4000-UpperBounds-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 81 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-13
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: REPORT NUM
lola: CANCELED task # 82 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-13 (obsolete)
lola: CANCELED task # 83 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-13 (obsolete)
lola: FINISHED task # 83 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-13
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/UpperBounds-82.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-04: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-12: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-13: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-15: BOUND 1 findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-05: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 86 (type EXCL) for 15 AirplaneLD-COL-4000-UpperBounds-05
lola: time limit : 849 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 84 (type FNDP) for 15 AirplaneLD-COL-4000-UpperBounds-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type EQUN) for 15 AirplaneLD-COL-4000-UpperBounds-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 84 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-05
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 85 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-05 (obsolete)
lola: CANCELED task # 86 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-05 (obsolete)
sara: try reading problem file /home/mcc/execution/UpperBounds-85.sara.
lola: REPORT NUM
lola: FINISHED task # 85 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-05
lola: time used : 0.000000
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-04: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-05: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-12: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-13: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-15: BOUND 1 findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-08: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 89 (type EXCL) for 24 AirplaneLD-COL-4000-UpperBounds-08
lola: time limit : 1130 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 87 (type FNDP) for 24 AirplaneLD-COL-4000-UpperBounds-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type EQUN) for 24 AirplaneLD-COL-4000-UpperBounds-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 8000
lola: REPORT NUM
lola: FINISHED task # 89 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-08
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 87 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-08 (obsolete)
lola: CANCELED task # 88 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-08 (obsolete)
lola: REPORT NUM
lola: FINISHED task # 87 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-08
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-88.sara.
sara: place or transition ordering is non-deterministic
sara: error: :16003: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 88 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-08
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-04: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-05: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-08: BOUND 8000 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-12: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-13: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-15: BOUND 1 findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: REPORT NUM
lola: FINISHED task # 82 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-13
lola: time used : 15.000000
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-04: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-05: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-08: BOUND 8000 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-12: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-13: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-15: BOUND 1 findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 92 (type EXCL) for 0 AirplaneLD-COL-4000-UpperBounds-00
lola: time limit : 1690 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 90 (type FNDP) for 0 AirplaneLD-COL-4000-UpperBounds-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type EQUN) for 0 AirplaneLD-COL-4000-UpperBounds-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 1
lola: REPORT NUM
lola: FINISHED task # 92 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-00
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 90 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-00 (obsolete)
lola: CANCELED task # 91 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-00 (obsolete)
sara: try reading problem file /home/mcc/execution/UpperBounds-91.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-00: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-04: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-05: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-08: BOUND 8000 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-12: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-13: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-15: BOUND 1 findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-UpperBounds-10: BOUND 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 95 (type EXCL) for 30 AirplaneLD-COL-4000-UpperBounds-10
lola: time limit : 3375 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 93 (type FNDP) for 30 AirplaneLD-COL-4000-UpperBounds-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 30 AirplaneLD-COL-4000-UpperBounds-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 93 (type FNDP) for AirplaneLD-COL-4000-UpperBounds-10
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 94 (type EQUN) for AirplaneLD-COL-4000-UpperBounds-10 (obsolete)
lola: CANCELED task # 95 (type EXCL) for AirplaneLD-COL-4000-UpperBounds-10 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-UpperBounds-00: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-01: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-02: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-03: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-04: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-05: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-06: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-07: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-08: BOUND 8000 state space
AirplaneLD-COL-4000-UpperBounds-09: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-10: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-11: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-12: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-13: BOUND 1 findpath
AirplaneLD-COL-4000-UpperBounds-14: BOUND 1 state space
AirplaneLD-COL-4000-UpperBounds-15: BOUND 1 findpath
Time elapsed: 225 secs. Pages in use: 1
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-4000"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-4000, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-167813594000237"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-4000.tgz
mv AirplaneLD-COL-4000 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;