fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r308-tall-162132104500289
Last Updated
Jun 28, 2021

About the Execution of LoLA for TwoPhaseLocking-PT-nC00200vD

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
6839.880 3600000.00 233898.00 8013.80 ?TTF?T?F???FFF?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r308-tall-162132104500289.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is TwoPhaseLocking-PT-nC00200vD, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r308-tall-162132104500289
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 376K
-rw-r--r-- 1 mcc users 16K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 140K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 73K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 12 08:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 12 08:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 12 08:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 12 08:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 3.6K May 12 04:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 12 04:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K May 11 18:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 11 18:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 12 04:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 12 04:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 10 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 4.6K May 12 08:13 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14
FORMULA_NAME TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1621367593496

starting LoLA
BK_INPUT TwoPhaseLocking-PT-nC00200vD
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 34 (type EXCL) for 33 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 34 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11
lola: result : false
lola: markings : 404
lola: fired transitions : 2056
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 40 (type EXCL) for 39 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 40 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13
lola: result : false
lola: markings : 112
lola: fired transitions : 224
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 36 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 36 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 36 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type SRCH) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
lola: result : unknown
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLCardinality-49.sara.

lola: FINISHED task # 49 (type EQUN) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
lola: result : false
lola: CANCELED task # 48 (type FNDP) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12 (obsolete)
lola: FINISHED task # 48 (type FNDP) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12
lola: result : unknown
lola: fired transitions : 54034
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/300 8/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10 1972850 m, 394570 m/sec, 5878149 t fired, .

Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/300 15/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10 3637025 m, 332835 m/sec, 11114433 t fired, .

Time elapsed: 10 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/300 21/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10 5114368 m, 295468 m/sec, 15833456 t fired, .

Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/300 27/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10 6594840 m, 296094 m/sec, 20602981 t fired, .

Time elapsed: 20 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15
lola: result : false
lola: markings : 404
lola: fired transitions : 404
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/357 11/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14 2509428 m, 501885 m/sec, 7664957 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/357 20/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14 4723278 m, 442770 m/sec, 14478748 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/357 28/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14 6852653 m, 425875 m/sec, 21048097 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/395 9/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09 2188698 m, 437739 m/sec, 6548610 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/395 16/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09 3886510 m, 339562 m/sec, 11907705 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/395 21/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09 5130872 m, 248872 m/sec, 15884150 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/395 26/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09 6302203 m, 234266 m/sec, 19657582 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/395 32/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09 7739096 m, 287378 m/sec, 24301402 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08
lola: time limit : 440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/440 8/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08 1935272 m, 387054 m/sec, 5759520 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/440 15/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08 3627175 m, 338380 m/sec, 11081870 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/440 21/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08 5186270 m, 311819 m/sec, 16061007 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/440 27/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08 6672795 m, 297305 m/sec, 20851533 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06
lola: time limit : 500 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/500 8/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06 1981542 m, 396308 m/sec, 5903835 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/500 15/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06 3603276 m, 324346 m/sec, 11006140 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/500 21/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06 5117900 m, 302924 m/sec, 15843240 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/500 27/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06 6570213 m, 290462 m/sec, 20523259 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/500 32/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06 7934466 m, 272850 m/sec, 24934375 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05
lola: time limit : 578 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05
lola: result : true
lola: markings : 401
lola: fired transitions : 400
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04
lola: time limit : 694 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/694 9/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04 1996170 m, 399234 m/sec, 5949396 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/694 15/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04 3671408 m, 335047 m/sec, 11222497 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/694 22/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04 5242706 m, 314259 m/sec, 16244222 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/694 28/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04 6737076 m, 298874 m/sec, 21058111 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02
lola: time limit : 861 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02
lola: result : true
lola: markings : 37
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00
lola: time limit : 1148 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1148 5/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 1179644 m, 235928 m/sec, 3434767 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1148 9/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 2137956 m, 191662 m/sec, 6404697 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1148 13/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 3069030 m, 186214 m/sec, 9333255 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1148 16/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 3980492 m, 182292 m/sec, 12225613 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1148 20/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 4880176 m, 179936 m/sec, 15098694 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1148 24/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 5779158 m, 179796 m/sec, 17983811 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1148 27/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 6654669 m, 175102 m/sec, 20801048 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1148 31/32 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 7518326 m, 172731 m/sec, 23593411 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03
lola: time limit : 1700 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03
lola: result : false
lola: markings : 401
lola: fired transitions : 400
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07
lola: time limit : 3400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07
lola: result : false
lola: markings : 154
lola: fired transitions : 155
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-01: INITIAL true preprocessing
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-02: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-03: AGEF false tscc_search
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-05: CTL true CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-07: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-11: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-12: EF false state equation
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-13: CTL false CTL model checker
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-10: CTL 0 0 0 0 1 0 1 0
TwoPhaseLocking-PT-nC00200vD-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2575 secs. Pages in use: 32
# running