Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2022-input.r309-tall-165472277500322.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is DoubleLock-PT-p2s1, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r309-tall-165472277500322
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 7.9K Jun 7 16:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Jun 7 16:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Jun 7 16:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Jun 7 16:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 Jun 6 12:11 equiv_col
-rw-r--r-- 1 mcc users 5 Jun 6 12:11 instance
-rw-r--r-- 1 mcc users 6 Jun 6 12:11 iscolored
-rw-r--r-- 1 mcc users 3.5K Jun 6 15:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 6 15:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 6 15:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 6 15:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 97K Jun 6 12:11 model.pnml
-rw-r--r-- 1 mcc users 1 Jun 6 12:11 NewModel
-rw-r--r-- 1 mcc users 15K Jun 7 16:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K Jun 7 16:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Jun 7 16:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Jun 7 16:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Jun 6 15:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Jun 6 15:25 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-00
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-01
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-02
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-03
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-04
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-05
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-06
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-07
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-08
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-09
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-10
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-11
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-12
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-13
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-14
FORMULA_NAME DoubleLock-PT-p2s1-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1654792173664

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb
MF=/home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml

Time left: 3531

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 0.007283 on verification
@@@0.01,7592@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 1 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3531
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@85.20,7257480@@@
Command terminated by signal 9
@@@154.72,8423216@@@


Time left: 3229
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.076925 on verification
@@@0.09,59932@@@


Query index 0 was solved
Query is NOT satisfied.

Spent 0.074079 on verification
@@@0.08,149140@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 3 -n
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 3 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3229
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.044048 on verification
@@@0.05,59816@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 4 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3229
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.043812 on verification
@@@0.05,59812@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 5 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.047772 on verification
@@@0.05,59908@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 6 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.043356 on verification
@@@0.05,59844@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 7 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3228
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.503731 on verification
@@@0.53,82980@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 8 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3227
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.045331 on verification
@@@0.05,59796@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 9 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3227
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.049029 on verification
@@@0.05,59792@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 10 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3227
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.0859 on verification
@@@0.10,60256@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 11 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3226
------------------- QUERY 12 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.04367 on verification
@@@0.05,59772@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 12 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3226
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.043918 on verification
@@@0.05,59740@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 13 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3226
------------------- QUERY 14 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.053148 on verification
@@@0.06,60060@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 14 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3226
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.054345 on verification
@@@0.06,59804@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.x8tmMoMwIo /home/mcc/BenchKit/bin/tmp/tmp.0jMG0rFCIb --binary-query-io 1 -x 15 -n

FORMULA DoubleLock-PT-p2s1-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3225
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@96.32,7683500@@@
Command terminated by signal 9
@@@214.69,13396816@@@


Time left: 2923
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 2 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 2923
------------------- QUERY 2 ----------------------
Running query 2 for 1461 seconds. Remaining: 2 queries and 2923 seconds
No solution found
Command terminated by signal 9
@@@104.46,9817760@@@
Command terminated by signal 9
@@@289.08,16149132@@@


Time left: 2634
------------------- QUERY 16 ----------------------
Running query 16 for 2634 seconds. Remaining: 1 queries and 2634 seconds
No solution found
Command terminated by signal 9
@@@102.90,9022120@@@
Command terminated by signal 9
@@@242.92,16150324@@@


Time left: 2391
Time left: 2391
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 1195 seconds
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@53.03,5169212@@@
Command terminated by signal 9
@@@72.60,5980712@@@
Command terminated by signal 9
@@@105.14,8616244@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@199.51,15903768@@@


Time left: 2191
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@58.97,5340548@@@
Command terminated by signal 9
@@@79.77,7052548@@@
Command terminated by signal 9
@@@122.25,8076060@@@
Command terminated by signal 9
@@@221.74,16149208@@@


Time left: 1969
Time left: 1969
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 984 seconds
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@40.72,4181180@@@
Command terminated by signal 9
@@@59.07,5620300@@@
Command terminated by signal 9
@@@90.03,8383240@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@185.86,15903796@@@


Time left: 1783
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@59.76,5290928@@@
Command terminated by signal 9
@@@80.96,6128792@@@
Command terminated by signal 9
@@@118.48,8472048@@@
Command terminated by signal 9
@@@226.10,16145612@@@


Time left: 1557
Time left: 1557
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 778 seconds
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@45.91,4540772@@@
Command terminated by signal 9
@@@62.78,5904004@@@
Command terminated by signal 9
@@@96.81,8302280@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@191.77,15903940@@@


Time left: 1365
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@48.07,4183972@@@
Command terminated by signal 9
@@@66.02,5610632@@@
Command terminated by signal 9
@@@103.28,8256388@@@
Command terminated by signal 9
@@@210.30,16148520@@@


Time left: 1154
Time left: 1154
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 577 seconds
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@43.55,4245356@@@
Command terminated by signal 9
@@@62.32,5488816@@@
Command terminated by signal 9
@@@96.96,8290516@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@195.32,15903836@@@


Time left: 958
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@61.45,4812564@@@
Command terminated by signal 9
@@@81.30,5897772@@@
Command terminated by signal 9
@@@118.62,8123292@@@
Command terminated by signal 9
@@@224.01,16149172@@@


Time left: 734
Time left: 734
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 367 seconds
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@54.89,4292696@@@
Command terminated by signal 9
@@@71.33,5499136@@@
Command terminated by signal 9
@@@102.65,8226196@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@196.16,15903344@@@


Time left: 538
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@65.96,5165448@@@
Command terminated by signal 9
@@@91.34,6611028@@@
Command terminated by signal 9
@@@133.05,8239612@@@
Command terminated by signal 9
@@@236.91,16149380@@@


Time left: 300
Time left: 300
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (2 in total)
Each query is verified by 4 parallel strategies for 150 seconds
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@44.58,4258752@@@
Command terminated by signal 9
@@@61.86,5552024@@@
Command terminated by signal 9
@@@101.94,8225916@@@


Time left: 147
------------------- QUERY 16 ----------------------
No solution found
Command terminated by signal 9
@@@58.49,4178908@@@
Command terminated by signal 9
@@@77.64,5629740@@@
Command terminated by signal 9
@@@117.08,8160220@@@


Time left: -2
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1654795765538

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p2s1"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is DoubleLock-PT-p2s1, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r309-tall-165472277500322"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p2s1.tgz
mv DoubleLock-PT-p2s1 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;