About the Execution of Tapaal for UtilityControlRoom-PT-Z4T3N10
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16214.132 | 3591929.00 | 12346075.00 | 4669.20 | ?F??F?T???TTT??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2022-input.r273-smll-165307351500234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is UtilityControlRoom-PT-Z4T3N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r273-smll-165307351500234
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 64K Apr 29 17:59 CTLCardinality.txt
-rw-r--r-- 1 mcc users 302K Apr 29 17:59 CTLCardinality.xml
-rw-r--r-- 1 mcc users 138K Apr 29 17:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 543K Apr 29 17:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 5 May 10 09:34 equiv_col
-rw-r--r-- 1 mcc users 8 May 10 09:34 instance
-rw-r--r-- 1 mcc users 6 May 10 09:34 iscolored
-rw-r--r-- 1 mcc users 22K May 9 09:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 9 09:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 40K May 9 09:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 126K May 9 09:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 319K May 10 09:34 model.pnml
-rw-r--r-- 1 mcc users 4.5K May 9 09:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 9.5K May 9 09:20 UpperBounds.xml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1653208670666
tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590
*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT
MF=/home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
Time left: 2872
---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 0.098125 on verification
Query index 0 was solved
Query is satisfied.
Spent 0.074397 on verification
@@@0.12,60344@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --binary-query-io 1 -x 1 -n
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2871
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@116.03,5969848@@@
Command terminated by signal 9
@@@188.92,9364044@@@
Time left: 2569
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@175.15,5693364@@@
Time left: 2267
------------------- QUERY 4 ----------------------
No solution found
Command terminated by signal 9
@@@177.77,6080632@@@
Command terminated by signal 9
@@@288.28,8165452@@@
Time left: 1965
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 0.079375 on verification
@@@0.10,60836@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --binary-query-io 1 -x 5 -n
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1964
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 0.05401 on verification
@@@0.07,60680@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --binary-query-io 1 -x 6 -n
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1964
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@133.39,5848416@@@
Command terminated by signal 9
@@@223.39,8851560@@@
Time left: 1663
------------------- QUERY 8 ----------------------
No solution found
Command terminated by signal 9
@@@249.47,7598080@@@
Time left: 1361
------------------- QUERY 9 ----------------------
No solution found
Command terminated by signal 9
@@@133.27,5798000@@@
Command terminated by signal 9
@@@223.89,8673788@@@
Time left: 1058
------------------- QUERY 10 ----------------------
No solution found
Time left: 757
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is satisfied.
Spent 0.083806 on verification
@@@0.11,60868@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --binary-query-io 1 -x 11 -n
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 756
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@202.25,7107200@@@
Time left: 454
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 44.6584 on verification
@@@44.75,905124@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --binary-query-io 1 -x 13 -n
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 409
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@252.24,5657884@@@
Time left: 107
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved
Query is NOT satisfied.
Spent 0.113252 on verification
@@@0.20,60728@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.8j5bgyr9I7 /home/mcc/BenchKit/bin/tmp/tmp.VEgOHim1mT --binary-query-io 1 -x 15 -n
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 106
------------------- QUERY 16 ----------------------
No solution found
Time left: -2
Out of time, terminating!
terminated-with-cleanup
BK_STOP 1653212262595
--------------------
content from stderr:
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is UtilityControlRoom-PT-Z4T3N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r273-smll-165307351500234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N10.tgz
mv UtilityControlRoom-PT-Z4T3N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;