Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2022-input.r255-tall-165303542900858.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2022-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is TwoPhaseLocking-PT-nC05000vD, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r255-tall-165303542900858
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 240K
-rw-r--r-- 1 mcc users 7.9K Apr 30 10:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 30 10:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Apr 30 10:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 30 10:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 May 10 09:34 equiv_col
-rw-r--r-- 1 mcc users 10 May 10 09:34 instance
-rw-r--r-- 1 mcc users 6 May 10 09:34 iscolored
-rw-r--r-- 1 mcc users 4.5K May 9 09:19 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 9 09:19 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 9 09:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 9 09:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K May 10 09:34 model.pnml
-rw-r--r-- 1 mcc users 1.8K May 9 09:19 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K May 9 09:19 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-00
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-01
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-02
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-03
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-04
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-05
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-06
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-07
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-08
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-09
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-10
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-11
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-12
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-13
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-14
FORMULA_NAME TwoPhaseLocking-PT-nC05000vD-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1653354506412

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl
MF=/home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml

Time left: 3590

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
No solution found
Command terminated by signal 9
@@@74.26,6711732@@@
Command terminated by signal 9
@@@137.08,9897904@@@


Time left: 3288
------------------- QUERY 2 ----------------------
No solution found
Command terminated by signal 9
@@@196.06,12127900@@@


Time left: 2987
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.047894 on verification


Query index 0 was solved
Query is satisfied.

Spent 0.050812 on verification
@@@0.07,59112@@@
@@@0.06,59204@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 3 -n
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 3 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2987
------------------- QUERY 4 ----------------------
No solution found
Command terminated by signal 9
@@@89.08,10496904@@@


Time left: 2686
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.060036 on verification
@@@0.07,59076@@@


Query index 0 was solved
Query is NOT satisfied.

Spent 0.060293 on verification
@@@0.06,59316@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 5 -n
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 5 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2685
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.084859 on verification
@@@0.08,59196@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 6 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2685
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.058306 on verification
@@@0.06,59508@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 7 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2685
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.071265 on verification
@@@0.07,59376@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 8 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2684
------------------- QUERY 9 ----------------------
No solution found
Command terminated by signal 9
@@@46.04,8747820@@@
Command terminated by signal 9
@@@101.53,9496380@@@
Command terminated by signal 9
@@@238.55,15564960@@@


Time left: 2382
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@44.58,8170168@@@
Command terminated by signal 9
@@@93.25,8681732@@@
Command terminated by signal 9
@@@198.56,15565836@@@


Time left: 2080
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.051174 on verification


Query index 0 was solved
Query is NOT satisfied.

Spent 0.053827 on verification
@@@0.05,59280@@@
@@@0.06,59264@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 11 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2080
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@130.54,4238624@@@
Command terminated by signal 9
@@@177.42,5584080@@@
Command terminated by signal 9
@@@270.73,8309368@@@


Time left: 1778
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@232.20,7037564@@@


Time left: 1477
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@231.33,12581528@@@


Time left: 1176
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.076194 on verification
@@@0.10,59192@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 15 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1175
------------------- QUERY 16 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.587488 on verification
@@@0.62,83276@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.nZUjMwGD2F /home/mcc/BenchKit/bin/tmp/tmp.dsd7YrnXKl --binary-query-io 1 -x 16 -n

FORMULA TwoPhaseLocking-PT-nC05000vD-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1175
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 8 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 1175
------------------- QUERY 1 ----------------------
Running query 1 for 598 seconds. Remaining: 8 queries and 1175 seconds
No solution found
Command terminated by signal 9
@@@101.77,8518108@@@
Command terminated by signal 9
@@@226.25,16147000@@@


Time left: 948
------------------- QUERY 2 ----------------------
Running query 2 for 598 seconds. Remaining: 7 queries and 948 seconds
No solution found
Command terminated by signal 9
@@@208.20,14394288@@@


Time left: 348
------------------- QUERY 4 ----------------------
Time left: 348
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (8 in total)
Each query is verified by 4 parallel strategies for 43 seconds
------------------- QUERY 1 ----------------------
No solution found



Time left: 301
------------------- QUERY 2 ----------------------
No solution found



Time left: 256
------------------- QUERY 4 ----------------------
No solution found
Command terminated by signal 9
@@@43.67,5360632@@@


Time left: 210
------------------- QUERY 9 ----------------------
No solution found
Command terminated by signal 9
@@@22.11,4225000@@@
Command terminated by signal 9
@@@30.48,5573516@@@


Time left: 165
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@21.51,4091604@@@
Command terminated by signal 9
@@@29.11,5459416@@@


Time left: 120
------------------- QUERY 12 ----------------------
No solution found



Time left: 73
------------------- QUERY 13 ----------------------
No solution found



Time left: 27
------------------- QUERY 14 ----------------------
No solution found



Time left: -2
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1653358098771

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TwoPhaseLocking-PT-nC05000vD"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is TwoPhaseLocking-PT-nC05000vD, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r255-tall-165303542900858"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TwoPhaseLocking-PT-nC05000vD.tgz
mv TwoPhaseLocking-PT-nC05000vD execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;